update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/arch/arm64/boot/dts/rockchip/rk3567-evb2-lp4x-v10-dual-lvds.dts
similarity index 69%copy from kernel/arch/arm64/boot/dts/rockchip/rk3567-evb2-lp4x-v10-dual-lvds.dtscopy to kernel/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10-single-channel-lvds.dts
..
..
@@ -3,20 +3,18 @@
3
3
  * Copyright (c) 2023 Rockchip Electronics Co., Ltd.
4
4
  */
5
5
 
6
-/dts-v1/;
7
-
8
6
 #include <dt-bindings/display/media-bus-format.h>
9
7
 #include <dt-bindings/gpio/gpio.h>
10
8
 #include <dt-bindings/pinctrl/rockchip.h>
11
-
12
-#include "rk3567-evb2-lp4x-v10.dtsi"
9
+#include "rk3568-evb1-ddr4-v10.dtsi"
13
10
 #include "rk3568-android.dtsi"
14
11
 
15
12
 / {
16
-	model = "Rockchip RK3567 EVB2 LP4X V10 Board";
17
-	compatible = "rockchip,rk3567-evb2-lp4x-v10", "rockchip,rk3567";
13
+	model = "Rockchip RK3568 EVB1 V10 Board with single channel lvds";
14
+	compatible = "rockchip,rk3568-evb1-ddr4-v10-single-channel-lvds", "rockchip,rk3568";
18
15
 
19
-	panel {
16
+	/* panel: claa070wp03xg */
17
+	panel-lvds0 {
20
18
 		compatible = "simple-panel";
21
19
 		backlight = <&backlight>;
22
20
 		power-supply = <&vcc3v3_lcd0_n>;
..
..
@@ -30,17 +28,16 @@
30
28
 
31
29
 		display-timings {
32
30
 			native-mode = <&timing0>;
33
-
34
31
 			timing0: timing0 {
35
-				clock-frequency = <134000000>;
36
-				hactive = <1600>;
32
+				clock-frequency = <67000000>;
33
+				hactive = <800>;
37
34
 				vactive = <1280>;
38
35
 				hback-porch = <60>;
39
36
 				hfront-porch = <60>;
40
37
 				vback-porch = <4>;
41
38
 				vfront-porch = <2>;
42
39
 				hsync-len = <8>;
43
-				vsync-len = <2>;
40
+				vsync-len = <8>;
44
41
 				hsync-active = <0>;
45
42
 				vsync-active = <0>;
46
43
 				de-active = <0>;
..
..
@@ -51,91 +48,24 @@
51
48
 		ports {
52
49
 			#address-cells = <1>;
53
50
 			#size-cells = <0>;
54
-
55
-			/**
56
-			 *  Panel <----> LVDS0
57
-			 *  Panel <----> LVDS1
58
-			 */
59
51
 			port@0 {
60
52
 				reg = <0>;
61
-				dual-lvds-left-pixels;
62
53
 				panel_in_lvds0: endpoint {
63
54
 					remote-endpoint = <&lvds0_out_panel>;
64
55
 				};
65
56
 			};
66
-			port@1 {
67
-				reg = <1>;
68
-				dual-lvds-right-pixels;
69
-				panel_in_lvds1: endpoint {
70
-					remote-endpoint = <&lvds1_out_panel>;
71
-				};
72
-			};
73
57
 		};
74
58
 	};
75
-};
76
-
77
-&backlight1 {
78
-	status = "okay";
79
59
 };
80
60
 
81
61
 &backlight {
82
62
 	status = "okay";
83
63
 };
84
64
 
85
-&lvds {
86
-	status = "okay";
87
-	dual-channel;
88
-
89
-	ports {
90
-		port@1 {
91
-			reg = <1>;
92
-			lvds0_out_panel: endpoint {
93
-				remote-endpoint = <&panel_in_lvds0>;
94
-			};
95
-		};
96
-	};
97
-};
98
-
99
-&lvds1 {
100
-	status = "okay";
101
-
102
-	ports {
103
-		port@1 {
104
-			reg = <1>;
105
-			lvds1_out_panel: endpoint {
106
-				remote-endpoint = <&panel_in_lvds1>;
107
-			};
108
-		};
109
-	};
110
-};
111
-
112
-&lvds_in_vp1 {
65
+&backlight1 {
113
66
 	status = "okay";
114
67
 };
115
68
 
116
-&lvds1_in_vp1 {
117
-	status = "disabled";
118
-};
119
-
120
-&lvds1_in_vp2 {
121
-	status = "okay";
122
-};
123
-
124
-/* enable hdmi */
125
-&hdmi_in_vp1 {
126
-	status = "okay";
127
-};
128
-
129
-/* enable video phy */
130
-&video_phy0 {
131
-	status = "okay";
132
-};
133
-
134
-&video_phy1 {
135
-	status = "okay";
136
-};
137
-
138
-/* disable other encoder output */
139
69
 &dsi0 {
140
70
 	status = "disabled";
141
71
 };
..
..
@@ -156,10 +86,33 @@
156
86
 	status = "disabled";
157
87
 };
158
88
 
159
-&rgb_in_vp2 {
89
+&hdmi_in_vp1 {
90
+	status = "okay";
91
+};
92
+
93
+&lvds0 {
94
+	status = "okay";
95
+	ports {
96
+		port@1 {
97
+			reg = <1>;
98
+			lvds0_out_panel: endpoint {
99
+				remote-endpoint = <&panel_in_lvds0>;
100
+			};
101
+		};
102
+	};
103
+};
104
+
105
+&lvds0_in_vp1 {
106
+	status = "okay";
107
+};
108
+
109
+&lvds1 {
160
110
 	status = "disabled";
161
111
 };
162
112
 
113
+&rgb_in_vp2 {
114
+	status = "disabled";
115
+};
163
116
 
164
117
 &vcc3v3_lcd0_n {
165
118
 	gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
..
..
@@ -170,3 +123,11 @@
170
123
 	gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
171
124
 	enable-active-high;
172
125
 };
126
+
127
+&video_phy0 {
128
+	status = "okay";
129
+};
130
+
131
+&video_phy1 {
132
+	status = "okay";
133
+};