update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/arch/arm64/boot/dts/rockchip/rk3568-amp.dtsi
..
..
@@ -1,6 +1,6 @@
1
1
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
2
 /*
3
- * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
3
+ * Copyright (c) 2023 Rockchip Electronics Co., Ltd.
4
4
  */
5
5
 
6
6
 / {
..
..
@@ -9,11 +9,6 @@
9
9
 		clocks = <&cru SCLK_UART4>, <&cru PCLK_UART4>,
10
10
 			 <&cru PCLK_TIMER>, <&cru CLK_TIMER4>, <&cru CLK_TIMER5>,
11
11
 			 <&cru ACLK_MCU>;
12
-		clock-names = "baudclk", "apb_pclk", "pclk", "timer";
13
-		assigned-clocks = <&cru SCLK_UART4>,
14
-				<&cru CLK_TIMER4>,
15
-				<&cru CLK_TIMER5>;
16
-		assigned-clock-rates = <24000000>;
17
12
 
18
13
 		pinctrl-names = "default";
19
14
 		pinctrl-0 = <&uart4m1_xfer>;
..
..
@@ -22,22 +17,11 @@
22
17
 		amp_cpus: amp-cpus {
23
18
 			amp-cpu3 {
24
19
 				id = <0x0 0x300>;
25
-				entry = <0x0 0x1800000>;
20
+				entry = <0x0 0x2800000>;
21
+				boot-on = <0>;
26
22
 				mode = <0>;
27
23
 			};
28
24
 		};
29
-	};
30
-
31
-	rpmsg: rpmsg@7c00000 {
32
-		compatible = "rockchip,rk3568-rpmsg";
33
-		mbox-names = "rpmsg-rx", "rpmsg-tx";
34
-		mboxes = <&mailbox 0 &mailbox 3>;
35
-		rockchip,vdev-nums = <1>;
36
-		rockchip,link-id = <0x03>;
37
-		reg = <0x0 0x7c00000 0x0 0x20000>;
38
-		memory-region = <&rpmsg_dma_reserved>;
39
-
40
-		status = "okay";
41
25
 	};
42
26
 
43
27
 	reserved-memory {
..
..
@@ -68,8 +52,22 @@
68
52
 			no-map;
69
53
 		};
70
54
 	};
55
+
56
+	rpmsg: rpmsg@7c00000 {
57
+		compatible = "rockchip,rpmsg";
58
+		mbox-names = "rpmsg-rx", "rpmsg-tx";
59
+		mboxes = <&mailbox 0 &mailbox 3>;
60
+		rockchip,vdev-nums = <1>;
61
+		rockchip,link-id = <0x03>;
62
+		reg = <0x0 0x7c00000 0x0 0x20000>;
63
+		memory-region = <&rpmsg_dma_reserved>;
64
+
65
+		status = "okay";
66
+	};
71
67
 };
72
68
 
73
69
 &mailbox {
70
+	rockchip,txpoll-period-ms = <1>;
74
71
 	status = "okay";
75
72
 };
73
+