.. | .. |
---|
9 | 9 | #include <dt-bindings/phy/phy.h> |
---|
10 | 10 | #include <dt-bindings/power/rk3562-power.h> |
---|
11 | 11 | #include <dt-bindings/pinctrl/rockchip.h> |
---|
| 12 | +#include <dt-bindings/soc/rockchip-csu.h> |
---|
12 | 13 | #include <dt-bindings/soc/rockchip,boot-mode.h> |
---|
13 | 14 | #include <dt-bindings/soc/rockchip-system-status.h> |
---|
14 | 15 | #include <dt-bindings/suspend/rockchip-rk3562.h> |
---|
.. | .. |
---|
361 | 362 | interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; |
---|
362 | 363 | }; |
---|
363 | 364 | |
---|
364 | | - bus_soc: bus-soc { |
---|
365 | | - compatible = "rockchip,rk3562-bus"; |
---|
366 | | - rockchip,busfreq-policy = "smc"; |
---|
367 | | - rockchip,soc-bus-table = <0 0x00a000a8 0x7001>, |
---|
368 | | - <1 0x00a000a8 0x7c39>, |
---|
369 | | - <2 0x00a000a8 0x7c39>, |
---|
370 | | - <3 0x00a000a8 0x7c39>, |
---|
371 | | - <4 0x00a000a4 0xb007>, |
---|
372 | | - <5 0x00a000a8 0x7034>, |
---|
373 | | - <6 0x00a000a8 0x7034>, |
---|
374 | | - <7 0x00a000a8 0x7034>, |
---|
375 | | - <8 0x00a000a8 0x7001>; |
---|
376 | | - }; |
---|
377 | | - |
---|
378 | 365 | cpuinfo { |
---|
379 | 366 | compatible = "rockchip,cpuinfo"; |
---|
380 | 367 | nvmem-cells = <&otp_id>, <&otp_cpu_version>, <&cpu_code>; |
---|
.. | .. |
---|
421 | 408 | compatible = "rockchip,rk3562-csi2-dphy"; |
---|
422 | 409 | rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>; |
---|
423 | 410 | status = "disabled"; |
---|
| 411 | + }; |
---|
| 412 | + |
---|
| 413 | + csu: csu { |
---|
| 414 | + compatible = "rockchip,rk3562-csu"; |
---|
| 415 | + rockchip,clock = <CSU_GMAC_ACLK 1>, |
---|
| 416 | + <CSU_GMAC_PCLK 3>, |
---|
| 417 | + <CSU_VOP_ACLK 4>, |
---|
| 418 | + <CSU_MCU_CLK 2>; |
---|
| 419 | + rockchip,bus = <0 0x00a000a8 0x7001>, |
---|
| 420 | + <1 0x00a000a8 0x7c39>, |
---|
| 421 | + <2 0x00a000a8 0x7c39>, |
---|
| 422 | + <3 0x00a000a8 0x7c39>, |
---|
| 423 | + <4 0x00a000a4 0xb007>, |
---|
| 424 | + <5 0x00a000a8 0x7034>, |
---|
| 425 | + <6 0x00a000a8 0x7034>, |
---|
| 426 | + <7 0x00a000a8 0x7034>, |
---|
| 427 | + <8 0x00a000a8 0x7001>; |
---|
424 | 428 | }; |
---|
425 | 429 | |
---|
426 | 430 | display_subsystem: display-subsystem { |
---|
.. | .. |
---|
899 | 903 | reg = <0x0 0xfee03800 0x0 0x20>; |
---|
900 | 904 | }; |
---|
901 | 905 | |
---|
| 906 | + shaping_dam2ddr: shaping@fee03888 { |
---|
| 907 | + compatible = "syscon"; |
---|
| 908 | + reg = <0x0 0xfee03888 0x0 0x4>; |
---|
| 909 | + }; |
---|
| 910 | + |
---|
902 | 911 | qos_mcu: qos@fee10000 { |
---|
903 | 912 | compatible = "syscon"; |
---|
904 | 913 | reg = <0x0 0xfee10000 0x0 0x20>; |
---|
| 914 | + }; |
---|
| 915 | + |
---|
| 916 | + shaping_mcu: shaping@fee10088 { |
---|
| 917 | + compatible = "syscon"; |
---|
| 918 | + reg = <0x0 0xfee10088 0x0 0x4>; |
---|
905 | 919 | }; |
---|
906 | 920 | |
---|
907 | 921 | qos_dft_apb: qos@fee10100 { |
---|
.. | .. |
---|
909 | 923 | reg = <0x0 0xfee10100 0x0 0x20>; |
---|
910 | 924 | }; |
---|
911 | 925 | |
---|
| 926 | + shaping_dft_apb: shaping@fee10188 { |
---|
| 927 | + compatible = "syscon"; |
---|
| 928 | + reg = <0x0 0xfee10188 0x0 0x4>; |
---|
| 929 | + }; |
---|
| 930 | + |
---|
912 | 931 | qos_gmac: qos@fee10200 { |
---|
913 | 932 | compatible = "syscon"; |
---|
914 | 933 | reg = <0x0 0xfee10200 0x0 0x20>; |
---|
915 | 934 | }; |
---|
916 | 935 | |
---|
| 936 | + shaping_gmac: shaping@fee10288 { |
---|
| 937 | + compatible = "syscon"; |
---|
| 938 | + reg = <0x0 0xfee10288 0x0 0x4>; |
---|
| 939 | + }; |
---|
| 940 | + |
---|
917 | 941 | qos_mac100: qos@fee10300 { |
---|
918 | 942 | compatible = "syscon"; |
---|
919 | 943 | reg = <0x0 0xfee10300 0x0 0x20>; |
---|
| 944 | + }; |
---|
| 945 | + |
---|
| 946 | + shaping_mac100: shaping@fee10388 { |
---|
| 947 | + compatible = "syscon"; |
---|
| 948 | + reg = <0x0 0xfee10388 0x0 0x4>; |
---|
920 | 949 | }; |
---|
921 | 950 | |
---|
922 | 951 | qos_dcf: qos@fee10400 { |
---|
.. | .. |
---|
929 | 958 | reg = <0x0 0xfee20000 0x0 0x20>; |
---|
930 | 959 | }; |
---|
931 | 960 | |
---|
| 961 | + shaping_cpu: shaping@fee20088 { |
---|
| 962 | + compatible = "syscon"; |
---|
| 963 | + reg = <0x0 0xfee20088 0x0 0x4>; |
---|
| 964 | + }; |
---|
| 965 | + |
---|
932 | 966 | qos_daplite_apb: qos@fee20100 { |
---|
933 | 967 | compatible = "syscon"; |
---|
934 | 968 | reg = <0x0 0xfee20100 0x0 0x20>; |
---|
| 969 | + }; |
---|
| 970 | + |
---|
| 971 | + shaping_daplite_apb: shaping@fee20188 { |
---|
| 972 | + compatible = "syscon"; |
---|
| 973 | + reg = <0x0 0xfee20188 0x0 0x4>; |
---|
935 | 974 | }; |
---|
936 | 975 | |
---|
937 | 976 | qos_gpu: qos@fee30000 { |
---|
.. | .. |
---|
940 | 979 | priority-init = <0x202>; |
---|
941 | 980 | }; |
---|
942 | 981 | |
---|
| 982 | + shaping_gpu: shaping@fee30088 { |
---|
| 983 | + compatible = "syscon"; |
---|
| 984 | + reg = <0x0 0xfee30088 0x0 0x4>; |
---|
| 985 | + }; |
---|
| 986 | + |
---|
943 | 987 | qos_npu: qos@fee40000 { |
---|
944 | 988 | compatible = "syscon"; |
---|
945 | 989 | reg = <0x0 0xfee40000 0x0 0x20>; |
---|
| 990 | + }; |
---|
| 991 | + |
---|
| 992 | + shaping_npu: shaping@fee40088 { |
---|
| 993 | + compatible = "syscon"; |
---|
| 994 | + reg = <0x0 0xfee40088 0x0 0x4>; |
---|
946 | 995 | }; |
---|
947 | 996 | |
---|
948 | 997 | qos_rkvdec: qos@fee50000 { |
---|
.. | .. |
---|
950 | 999 | reg = <0x0 0xfee50000 0x0 0x20>; |
---|
951 | 1000 | }; |
---|
952 | 1001 | |
---|
| 1002 | + shaping_rkvdec: shaping@fee50088 { |
---|
| 1003 | + compatible = "syscon"; |
---|
| 1004 | + reg = <0x0 0xfee50088 0x0 0x4>; |
---|
| 1005 | + }; |
---|
| 1006 | + |
---|
953 | 1007 | qos_vepu: qos@fee60000 { |
---|
954 | 1008 | compatible = "syscon"; |
---|
955 | 1009 | reg = <0x0 0xfee60000 0x0 0x20>; |
---|
| 1010 | + }; |
---|
| 1011 | + |
---|
| 1012 | + shaping_vepu: shaping@fee60088 { |
---|
| 1013 | + compatible = "syscon"; |
---|
| 1014 | + reg = <0x0 0xfee60088 0x0 0x4>; |
---|
956 | 1015 | }; |
---|
957 | 1016 | |
---|
958 | 1017 | qos_isp: qos@fee70000 { |
---|
.. | .. |
---|
960 | 1019 | reg = <0x0 0xfee70000 0x0 0x20>; |
---|
961 | 1020 | }; |
---|
962 | 1021 | |
---|
| 1022 | + shaping_isp: shaping@fee70088 { |
---|
| 1023 | + compatible = "syscon"; |
---|
| 1024 | + reg = <0x0 0xfee70088 0x0 0x4>; |
---|
| 1025 | + }; |
---|
| 1026 | + |
---|
963 | 1027 | qos_vicap: qos@fee70100 { |
---|
964 | 1028 | compatible = "syscon"; |
---|
965 | 1029 | reg = <0x0 0xfee70100 0x0 0x20>; |
---|
| 1030 | + }; |
---|
| 1031 | + |
---|
| 1032 | + shaping_vicap: shaping@fee70188 { |
---|
| 1033 | + compatible = "syscon"; |
---|
| 1034 | + reg = <0x0 0xfee70188 0x0 0x4>; |
---|
966 | 1035 | }; |
---|
967 | 1036 | |
---|
968 | 1037 | qos_vop: qos@fee80000 { |
---|
.. | .. |
---|
970 | 1039 | reg = <0x0 0xfee80000 0x0 0x20>; |
---|
971 | 1040 | }; |
---|
972 | 1041 | |
---|
| 1042 | + shaping_vop: shaping@fee80088 { |
---|
| 1043 | + compatible = "syscon"; |
---|
| 1044 | + reg = <0x0 0xfee80088 0x0 0x4>; |
---|
| 1045 | + }; |
---|
| 1046 | + |
---|
973 | 1047 | qos_jpeg: qos@fee90000 { |
---|
974 | 1048 | compatible = "syscon"; |
---|
975 | 1049 | reg = <0x0 0xfee90000 0x0 0x20>; |
---|
| 1050 | + }; |
---|
| 1051 | + |
---|
| 1052 | + shaping_jpeg: shaping@fee90088 { |
---|
| 1053 | + compatible = "syscon"; |
---|
| 1054 | + reg = <0x0 0xfee90088 0x0 0x4>; |
---|
976 | 1055 | }; |
---|
977 | 1056 | |
---|
978 | 1057 | qos_rga_rd: qos@fee90100 { |
---|
.. | .. |
---|
980 | 1059 | reg = <0x0 0xfee90100 0x0 0x20>; |
---|
981 | 1060 | }; |
---|
982 | 1061 | |
---|
| 1062 | + shaping_rga_rd: shaping@fee90188 { |
---|
| 1063 | + compatible = "syscon"; |
---|
| 1064 | + reg = <0x0 0xfee90188 0x0 0x4>; |
---|
| 1065 | + }; |
---|
| 1066 | + |
---|
983 | 1067 | qos_rga_wr: qos@fee90200 { |
---|
984 | 1068 | compatible = "syscon"; |
---|
985 | 1069 | reg = <0x0 0xfee90200 0x0 0x20>; |
---|
| 1070 | + }; |
---|
| 1071 | + |
---|
| 1072 | + shaping_rga_wr: shaping@fee90288 { |
---|
| 1073 | + compatible = "syscon"; |
---|
| 1074 | + reg = <0x0 0xfee90288 0x0 0x4>; |
---|
986 | 1075 | }; |
---|
987 | 1076 | |
---|
988 | 1077 | qos_pcie: qos@feea0000 { |
---|
.. | .. |
---|
990 | 1079 | reg = <0x0 0xfeea0000 0x0 0x20>; |
---|
991 | 1080 | }; |
---|
992 | 1081 | |
---|
| 1082 | + shaping_pcie: shaping@feea0088 { |
---|
| 1083 | + compatible = "syscon"; |
---|
| 1084 | + reg = <0x0 0xfeea0088 0x0 0x4>; |
---|
| 1085 | + shaping-init = <0x5>; |
---|
| 1086 | + }; |
---|
| 1087 | + |
---|
993 | 1088 | qos_usb3: qos@feea0100 { |
---|
994 | 1089 | compatible = "syscon"; |
---|
995 | 1090 | reg = <0x0 0xfeea0100 0x0 0x20>; |
---|
| 1091 | + }; |
---|
| 1092 | + |
---|
| 1093 | + shaping_usb3: shaping@feea0188 { |
---|
| 1094 | + compatible = "syscon"; |
---|
| 1095 | + reg = <0x0 0xfeea0188 0x0 0x4>; |
---|
996 | 1096 | }; |
---|
997 | 1097 | |
---|
998 | 1098 | qos_crypto_apb: qos@feeb0000 { |
---|
.. | .. |
---|
1000 | 1100 | reg = <0x0 0xfeeb0000 0x0 0x20>; |
---|
1001 | 1101 | }; |
---|
1002 | 1102 | |
---|
| 1103 | + shaping_crypto_apb: shaping@feeb0088 { |
---|
| 1104 | + compatible = "syscon"; |
---|
| 1105 | + reg = <0x0 0xfeeb0088 0x0 0x4>; |
---|
| 1106 | + }; |
---|
| 1107 | + |
---|
1003 | 1108 | qos_crypto: qos@feeb0100 { |
---|
1004 | 1109 | compatible = "syscon"; |
---|
1005 | 1110 | reg = <0x0 0xfeeb0100 0x0 0x20>; |
---|
| 1111 | + }; |
---|
| 1112 | + |
---|
| 1113 | + shaping_crypto: shaping@feeb0188 { |
---|
| 1114 | + compatible = "syscon"; |
---|
| 1115 | + reg = <0x0 0xfeeb0188 0x0 0x4>; |
---|
1006 | 1116 | }; |
---|
1007 | 1117 | |
---|
1008 | 1118 | qos_dmac: qos@feeb0200 { |
---|
.. | .. |
---|
1010 | 1120 | reg = <0x0 0xfeeb0200 0x0 0x20>; |
---|
1011 | 1121 | }; |
---|
1012 | 1122 | |
---|
| 1123 | + shaping_dmac: shaping@feeb0288 { |
---|
| 1124 | + compatible = "syscon"; |
---|
| 1125 | + reg = <0x0 0xfeeb0288 0x0 0x4>; |
---|
| 1126 | + }; |
---|
| 1127 | + |
---|
1013 | 1128 | qos_emmc: qos@feeb0300 { |
---|
1014 | 1129 | compatible = "syscon"; |
---|
1015 | 1130 | reg = <0x0 0xfeeb0300 0x0 0x20>; |
---|
| 1131 | + }; |
---|
| 1132 | + |
---|
| 1133 | + shaping_emmc: shaping@feeb0388 { |
---|
| 1134 | + compatible = "syscon"; |
---|
| 1135 | + reg = <0x0 0xfeeb0388 0x0 0x4>; |
---|
1016 | 1136 | }; |
---|
1017 | 1137 | |
---|
1018 | 1138 | qos_fspi: qos@feeb0400 { |
---|
.. | .. |
---|
1020 | 1140 | reg = <0x0 0xfeeb0400 0x0 0x20>; |
---|
1021 | 1141 | }; |
---|
1022 | 1142 | |
---|
| 1143 | + shaping_fspi: shaping@feeb0488 { |
---|
| 1144 | + compatible = "syscon"; |
---|
| 1145 | + reg = <0x0 0xfeeb0488 0x0 0x4>; |
---|
| 1146 | + }; |
---|
| 1147 | + |
---|
1023 | 1148 | qos_rkdma: qos@feeb0500 { |
---|
1024 | 1149 | compatible = "syscon"; |
---|
1025 | 1150 | reg = <0x0 0xfeeb0500 0x0 0x20>; |
---|
| 1151 | + }; |
---|
| 1152 | + |
---|
| 1153 | + shaping_rkdma: shaping@feeb0588 { |
---|
| 1154 | + compatible = "syscon"; |
---|
| 1155 | + reg = <0x0 0xfeeb0588 0x0 0x4>; |
---|
1026 | 1156 | }; |
---|
1027 | 1157 | |
---|
1028 | 1158 | qos_sdmmc0: qos@feeb0600 { |
---|
.. | .. |
---|
1030 | 1160 | reg = <0x0 0xfeeb0600 0x0 0x20>; |
---|
1031 | 1161 | }; |
---|
1032 | 1162 | |
---|
| 1163 | + shaping_sdmmc0: shaping@feeb0688 { |
---|
| 1164 | + compatible = "syscon"; |
---|
| 1165 | + reg = <0x0 0xfeeb0688 0x0 0x4>; |
---|
| 1166 | + }; |
---|
| 1167 | + |
---|
1033 | 1168 | qos_sdmmc1: qos@feeb0700 { |
---|
1034 | 1169 | compatible = "syscon"; |
---|
1035 | 1170 | reg = <0x0 0xfeeb0700 0x0 0x20>; |
---|
1036 | 1171 | }; |
---|
1037 | 1172 | |
---|
| 1173 | + shaping_sdmmc1: shaping@feeb0788 { |
---|
| 1174 | + compatible = "syscon"; |
---|
| 1175 | + reg = <0x0 0xfeeb0788 0x0 0x4>; |
---|
| 1176 | + }; |
---|
| 1177 | + |
---|
1038 | 1178 | qos_usb2: qos@feeb0800 { |
---|
1039 | 1179 | compatible = "syscon"; |
---|
1040 | 1180 | reg = <0x0 0xfeeb0800 0x0 0x20>; |
---|
| 1181 | + }; |
---|
| 1182 | + |
---|
| 1183 | + shaping_usb2: shaping@feeb0888 { |
---|
| 1184 | + compatible = "syscon"; |
---|
| 1185 | + reg = <0x0 0xfeeb0888 0x0 0x4>; |
---|
1041 | 1186 | }; |
---|
1042 | 1187 | |
---|
1043 | 1188 | pmu_grf: syscon@ff010000 { |
---|
.. | .. |
---|
1250 | 1395 | pd_gpu@RK3562_PD_GPU { |
---|
1251 | 1396 | reg = <RK3562_PD_GPU>; |
---|
1252 | 1397 | pm_qos = <&qos_gpu>; |
---|
| 1398 | + pm_shaping = <&shaping_gpu>; |
---|
1253 | 1399 | }; |
---|
1254 | 1400 | /* These power domains are grouped by VD_NPU */ |
---|
1255 | 1401 | pd_npu@RK3562_PD_NPU { |
---|
1256 | 1402 | reg = <RK3562_PD_NPU>; |
---|
1257 | 1403 | pm_qos = <&qos_npu>; |
---|
| 1404 | + pm_shaping = <&shaping_npu>; |
---|
1258 | 1405 | }; |
---|
1259 | 1406 | /* These power domains are grouped by VD_LOGIC */ |
---|
1260 | 1407 | pd_vdpu@RK3562_PD_VDPU { |
---|
1261 | 1408 | reg = <RK3562_PD_VDPU>; |
---|
1262 | 1409 | pm_qos = <&qos_rkvdec>; |
---|
| 1410 | + pm_shaping = <&shaping_rkvdec>; |
---|
1263 | 1411 | }; |
---|
1264 | 1412 | pd_vi@RK3562_PD_VI { |
---|
1265 | 1413 | reg = <RK3562_PD_VI>; |
---|
.. | .. |
---|
1267 | 1415 | #size-cells = <0>; |
---|
1268 | 1416 | pm_qos = <&qos_isp>, |
---|
1269 | 1417 | <&qos_vicap>; |
---|
| 1418 | + pm_shaping = <&shaping_isp>, |
---|
| 1419 | + <&shaping_vicap>; |
---|
1270 | 1420 | |
---|
1271 | 1421 | pd_vepu@RK3562_PD_VEPU { |
---|
1272 | 1422 | reg = <RK3562_PD_VEPU>; |
---|
1273 | 1423 | pm_qos = <&qos_vepu>; |
---|
| 1424 | + pm_shaping = <&shaping_vepu>; |
---|
1274 | 1425 | }; |
---|
1275 | 1426 | }; |
---|
1276 | 1427 | pd_vo@RK3562_PD_VO { |
---|
.. | .. |
---|
1278 | 1429 | #address-cells = <1>; |
---|
1279 | 1430 | #size-cells = <0>; |
---|
1280 | 1431 | pm_qos = <&qos_vop>; |
---|
| 1432 | + pm_shaping= <&shaping_vop>; |
---|
1281 | 1433 | |
---|
1282 | 1434 | pd_rga@RK3562_PD_RGA { |
---|
1283 | 1435 | reg = <RK3562_PD_RGA>; |
---|
1284 | 1436 | pm_qos = <&qos_rga_rd>, |
---|
1285 | 1437 | <&qos_rga_wr>, |
---|
1286 | 1438 | <&qos_jpeg>; |
---|
| 1439 | + pm_shaping = <&shaping_rga_rd>, |
---|
| 1440 | + <&shaping_rga_wr>, |
---|
| 1441 | + <&shaping_jpeg>; |
---|
1287 | 1442 | }; |
---|
1288 | 1443 | }; |
---|
1289 | 1444 | pd_php@RK3562_PD_PHP { |
---|
1290 | 1445 | reg = <RK3562_PD_PHP>; |
---|
1291 | 1446 | pm_qos = <&qos_pcie>, |
---|
1292 | 1447 | <&qos_usb3>; |
---|
| 1448 | + pm_shaping = <&shaping_pcie>, |
---|
| 1449 | + <&shaping_usb3>; |
---|
1293 | 1450 | }; |
---|
1294 | 1451 | }; |
---|
1295 | 1452 | }; |
---|
.. | .. |
---|
1743 | 1900 | reset-names = "axi", |
---|
1744 | 1901 | "ahb", |
---|
1745 | 1902 | "dclk_vp0"; |
---|
| 1903 | + rockchip,csu = <&csu CSU_VOP_ACLK>; |
---|
| 1904 | + rockchip,csu-names = "aclk"; |
---|
1746 | 1905 | iommus = <&vop_mmu>; |
---|
1747 | 1906 | power-domains = <&power RK3562_PD_VO>; |
---|
1748 | 1907 | rockchip,grf = <&ioc_grf>; |
---|
.. | .. |
---|
2684 | 2843 | "pclk_mac", "aclk_mac"; |
---|
2685 | 2844 | resets = <&cru SRST_A_GMAC>; |
---|
2686 | 2845 | reset-names = "stmmaceth"; |
---|
| 2846 | + rockchip,csu = <&csu CSU_GMAC_ACLK>, <&csu CSU_GMAC_PCLK>; |
---|
| 2847 | + rockchip,csu-names = "aclk", "pclk"; |
---|
2687 | 2848 | |
---|
2688 | 2849 | snps,mixed-burst; |
---|
2689 | 2850 | snps,tso; |
---|
.. | .. |
---|
2802 | 2963 | "pclk_mac", "aclk_mac"; |
---|
2803 | 2964 | resets = <&cru SRST_A_MAC100>; |
---|
2804 | 2965 | reset-names = "stmmaceth"; |
---|
| 2966 | + rockchip,csu = <&csu CSU_GMAC_ACLK>, <&csu CSU_GMAC_PCLK>; |
---|
| 2967 | + rockchip,csu-names = "aclk", "pclk"; |
---|
2805 | 2968 | status = "disabled"; |
---|
2806 | 2969 | |
---|
2807 | 2970 | mdio1: mdio { |
---|