update kernel to 5.10.198

hc

2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf

 kernel/arch/arm64/boot/dts/actions/s900.dtsi
..
..
@@ -1,10 +1,12 @@
1
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
1
2
 /*
2
3
  * Copyright (c) 2017 Andreas Färber
3
- *
4
- * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5
4
  */
6
5
 
6
+#include <dt-bindings/clock/actions,s900-cmu.h>
7
+#include <dt-bindings/gpio/gpio.h>
7
8
 #include <dt-bindings/interrupt-controller/arm-gic.h>
9
+#include <dt-bindings/reset/actions,s900-reset.h>
8
10
 
9
11
 / {
10
12
 	compatible = "actions,s900";
..
..
@@ -18,28 +20,28 @@
18
20
 
19
21
 		cpu0: cpu@0 {
20
22
 			device_type = "cpu";
21
-			compatible = "arm,cortex-a53", "arm,armv8";
23
+			compatible = "arm,cortex-a53";
22
24
 			reg = <0x0 0x0>;
23
25
 			enable-method = "psci";
24
26
 		};
25
27
 
26
28
 		cpu1: cpu@1 {
27
29
 			device_type = "cpu";
28
-			compatible = "arm,cortex-a53", "arm,armv8";
30
+			compatible = "arm,cortex-a53";
29
31
 			reg = <0x0 0x1>;
30
32
 			enable-method = "psci";
31
33
 		};
32
34
 
33
35
 		cpu2: cpu@2 {
34
36
 			device_type = "cpu";
35
-			compatible = "arm,cortex-a53", "arm,armv8";
37
+			compatible = "arm,cortex-a53";
36
38
 			reg = <0x0 0x2>;
37
39
 			enable-method = "psci";
38
40
 		};
39
41
 
40
42
 		cpu3: cpu@3 {
41
43
 			device_type = "cpu";
42
-			compatible = "arm,cortex-a53", "arm,armv8";
44
+			compatible = "arm,cortex-a53";
43
45
 			reg = <0x0 0x3>;
44
46
 			enable-method = "psci";
45
47
 		};
..
..
@@ -88,6 +90,18 @@
88
90
 		#clock-cells = <0>;
89
91
 	};
90
92
 
93
+	losc: losc {
94
+		compatible = "fixed-clock";
95
+		clock-frequency = <32768>;
96
+		#clock-cells = <0>;
97
+	};
98
+
99
+	diff24M: diff24M {
100
+		compatible = "fixed-clock";
101
+		clock-frequency = <24000000>;
102
+		#clock-cells = <0>;
103
+	};
104
+
91
105
 	soc {
92
106
 		compatible = "simple-bus";
93
107
 		#address-cells = <2>;
..
..
@@ -108,6 +122,7 @@
108
122
 		uart0: serial@e0120000 {
109
123
 			compatible = "actions,s900-uart", "actions,owl-uart";
110
124
 			reg = <0x0 0xe0120000 0x0 0x2000>;
125
+			clocks = <&cmu CLK_UART0>;
111
126
 			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
112
127
 			status = "disabled";
113
128
 		};
..
..
@@ -115,6 +130,7 @@
115
130
 		uart1: serial@e0122000 {
116
131
 			compatible = "actions,s900-uart", "actions,owl-uart";
117
132
 			reg = <0x0 0xe0122000 0x0 0x2000>;
133
+			clocks = <&cmu CLK_UART1>;
118
134
 			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
119
135
 			status = "disabled";
120
136
 		};
..
..
@@ -122,6 +138,7 @@
122
138
 		uart2: serial@e0124000 {
123
139
 			compatible = "actions,s900-uart", "actions,owl-uart";
124
140
 			reg = <0x0 0xe0124000 0x0 0x2000>;
141
+			clocks = <&cmu CLK_UART2>;
125
142
 			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
126
143
 			status = "disabled";
127
144
 		};
..
..
@@ -129,6 +146,7 @@
129
146
 		uart3: serial@e0126000 {
130
147
 			compatible = "actions,s900-uart", "actions,owl-uart";
131
148
 			reg = <0x0 0xe0126000 0x0 0x2000>;
149
+			clocks = <&cmu CLK_UART3>;
132
150
 			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
133
151
 			status = "disabled";
134
152
 		};
..
..
@@ -136,6 +154,7 @@
136
154
 		uart4: serial@e0128000 {
137
155
 			compatible = "actions,s900-uart", "actions,owl-uart";
138
156
 			reg = <0x0 0xe0128000 0x0 0x2000>;
157
+			clocks = <&cmu CLK_UART4>;
139
158
 			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
140
159
 			status = "disabled";
141
160
 		};
..
..
@@ -143,6 +162,7 @@
143
162
 		uart5: serial@e012a000 {
144
163
 			compatible = "actions,s900-uart", "actions,owl-uart";
145
164
 			reg = <0x0 0xe012a000 0x0 0x2000>;
165
+			clocks = <&cmu CLK_UART5>;
146
166
 			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
147
167
 			status = "disabled";
148
168
 		};
..
..
@@ -150,8 +170,100 @@
150
170
 		uart6: serial@e012c000 {
151
171
 			compatible = "actions,s900-uart", "actions,owl-uart";
152
172
 			reg = <0x0 0xe012c000 0x0 0x2000>;
173
+			clocks = <&cmu CLK_UART6>;
153
174
 			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
154
175
 			status = "disabled";
176
+		};
177
+
178
+		sps: power-controller@e012e000 {
179
+			compatible = "actions,s900-sps";
180
+			reg = <0x0 0xe012e000 0x0 0x2000>;
181
+			#power-domain-cells = <1>;
182
+		};
183
+
184
+		cmu: clock-controller@e0160000 {
185
+			compatible = "actions,s900-cmu";
186
+			reg = <0x0 0xe0160000 0x0 0x1000>;
187
+			clocks = <&hosc>, <&losc>;
188
+			#clock-cells = <1>;
189
+			#reset-cells = <1>;
190
+		};
191
+
192
+		i2c0: i2c@e0170000 {
193
+			compatible = "actions,s900-i2c";
194
+			reg = <0 0xe0170000 0 0x1000>;
195
+			clocks = <&cmu CLK_I2C0>;
196
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
197
+			#address-cells = <1>;
198
+			#size-cells = <0>;
199
+			status = "disabled";
200
+		};
201
+
202
+		i2c1: i2c@e0172000 {
203
+			compatible = "actions,s900-i2c";
204
+			reg = <0 0xe0172000 0 0x1000>;
205
+			clocks = <&cmu CLK_I2C1>;
206
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
207
+			#address-cells = <1>;
208
+			#size-cells = <0>;
209
+			status = "disabled";
210
+		};
211
+
212
+		i2c2: i2c@e0174000 {
213
+			compatible = "actions,s900-i2c";
214
+			reg = <0 0xe0174000 0 0x1000>;
215
+			clocks = <&cmu CLK_I2C2>;
216
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
217
+			#address-cells = <1>;
218
+			#size-cells = <0>;
219
+			status = "disabled";
220
+		};
221
+
222
+		i2c3: i2c@e0176000 {
223
+			compatible = "actions,s900-i2c";
224
+			reg = <0 0xe0176000 0 0x1000>;
225
+			clocks = <&cmu CLK_I2C3>;
226
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
227
+			#address-cells = <1>;
228
+			#size-cells = <0>;
229
+			status = "disabled";
230
+		};
231
+
232
+		i2c4: i2c@e0178000 {
233
+			compatible = "actions,s900-i2c";
234
+			reg = <0 0xe0178000 0 0x1000>;
235
+			clocks = <&cmu CLK_I2C4>;
236
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
237
+			#address-cells = <1>;
238
+			#size-cells = <0>;
239
+			status = "disabled";
240
+		};
241
+
242
+		i2c5: i2c@e017a000 {
243
+			compatible = "actions,s900-i2c";
244
+			reg = <0 0xe017a000 0 0x1000>;
245
+			clocks = <&cmu CLK_I2C5>;
246
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
247
+			#address-cells = <1>;
248
+			#size-cells = <0>;
249
+			status = "disabled";
250
+		};
251
+
252
+		pinctrl: pinctrl@e01b0000 {
253
+			compatible = "actions,s900-pinctrl";
254
+			reg = <0x0 0xe01b0000 0x0 0x1000>;
255
+			clocks = <&cmu CLK_GPIO>;
256
+			gpio-controller;
257
+			gpio-ranges = <&pinctrl 0 0 146>;
258
+			#gpio-cells = <2>;
259
+			interrupt-controller;
260
+			#interrupt-cells = <2>;
261
+			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
262
+				     <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
263
+				     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
264
+				     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
265
+				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
266
+				     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
155
267
 		};
156
268
 
157
269
 		timer: timer@e0228000 {
..
..
@@ -160,5 +272,62 @@
160
272
 			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
161
273
 			interrupt-names = "timer1";
162
274
 		};
275
+
276
+		dma: dma-controller@e0260000 {
277
+			compatible = "actions,s900-dma";
278
+			reg = <0x0 0xe0260000 0x0 0x1000>;
279
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
280
+				     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
281
+				     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
282
+				     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
283
+			#dma-cells = <1>;
284
+			dma-channels = <12>;
285
+			dma-requests = <46>;
286
+			clocks = <&cmu CLK_DMAC>;
287
+		};
288
+
289
+		mmc0: mmc@e0330000 {
290
+			compatible = "actions,owl-mmc";
291
+			reg = <0x0 0xe0330000 0x0 0x4000>;
292
+			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
293
+			clocks = <&cmu CLK_SD0>;
294
+			resets = <&cmu RESET_SD0>;
295
+			dmas = <&dma 2>;
296
+			dma-names = "mmc";
297
+			status = "disabled";
298
+		};
299
+
300
+		mmc1: mmc@e0334000 {
301
+			compatible = "actions,owl-mmc";
302
+			reg = <0x0 0xe0334000 0x0 0x4000>;
303
+			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
304
+			clocks = <&cmu CLK_SD1>;
305
+			resets = <&cmu RESET_SD1>;
306
+			dmas = <&dma 3>;
307
+			dma-names = "mmc";
308
+			status = "disabled";
309
+		};
310
+
311
+		mmc2: mmc@e0338000 {
312
+			compatible = "actions,owl-mmc";
313
+			reg = <0x0 0xe0338000 0x0 0x4000>;
314
+			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
315
+			clocks = <&cmu CLK_SD2>;
316
+			resets = <&cmu RESET_SD2>;
317
+			dmas = <&dma 4>;
318
+			dma-names = "mmc";
319
+			status = "disabled";
320
+		};
321
+
322
+		mmc3: mmc@e033c000 {
323
+			compatible = "actions,owl-mmc";
324
+			reg = <0x0 0xe033c000 0x0 0x4000>;
325
+			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
326
+			clocks = <&cmu CLK_SD3>;
327
+			resets = <&cmu RESET_SD3>;
328
+			dmas = <&dma 46>;
329
+			dma-names = "mmc";
330
+			status = "disabled";
331
+		};
163
332
 	};
164
333
 };