hc
2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf
kernel/arch/arm/boot/dts/stm32f7-pinctrl.dtsi
....@@ -284,6 +284,88 @@
284284 slew-rate = <2>;
285285 };
286286 };
287
+
288
+ can1_pins_a: can1-0 {
289
+ pins1 {
290
+ pinmux = <STM32_PINMUX('A', 12, AF9)>; /* CAN1_TX */
291
+ };
292
+ pins2 {
293
+ pinmux = <STM32_PINMUX('A', 11, AF9)>; /* CAN1_RX */
294
+ bias-pull-up;
295
+ };
296
+ };
297
+
298
+ can1_pins_b: can1-1 {
299
+ pins1 {
300
+ pinmux = <STM32_PINMUX('B', 9, AF9)>; /* CAN1_TX */
301
+ };
302
+ pins2 {
303
+ pinmux = <STM32_PINMUX('B', 8, AF9)>; /* CAN1_RX */
304
+ bias-pull-up;
305
+ };
306
+ };
307
+
308
+ can1_pins_c: can1-2 {
309
+ pins1 {
310
+ pinmux = <STM32_PINMUX('D', 1, AF9)>; /* CAN1_TX */
311
+ };
312
+ pins2 {
313
+ pinmux = <STM32_PINMUX('D', 0, AF9)>; /* CAN1_RX */
314
+ bias-pull-up;
315
+
316
+ };
317
+ };
318
+
319
+ can1_pins_d: can1-3 {
320
+ pins1 {
321
+ pinmux = <STM32_PINMUX('H', 13, AF9)>; /* CAN1_TX */
322
+ };
323
+ pins2 {
324
+ pinmux = <STM32_PINMUX('H', 14, AF9)>; /* CAN1_RX */
325
+ bias-pull-up;
326
+
327
+ };
328
+ };
329
+
330
+ can2_pins_a: can2-0 {
331
+ pins1 {
332
+ pinmux = <STM32_PINMUX('B', 6, AF9)>; /* CAN2_TX */
333
+ };
334
+ pins2 {
335
+ pinmux = <STM32_PINMUX('B', 5, AF9)>; /* CAN2_RX */
336
+ bias-pull-up;
337
+ };
338
+ };
339
+
340
+ can2_pins_b: can2-1 {
341
+ pins1 {
342
+ pinmux = <STM32_PINMUX('B', 13, AF9)>; /* CAN2_TX */
343
+ };
344
+ pins2 {
345
+ pinmux = <STM32_PINMUX('B', 12, AF9)>; /* CAN2_RX */
346
+ bias-pull-up;
347
+ };
348
+ };
349
+
350
+ can3_pins_a: can3-0 {
351
+ pins1 {
352
+ pinmux = <STM32_PINMUX('A', 15, AF11)>; /* CAN3_TX */
353
+ };
354
+ pins2 {
355
+ pinmux = <STM32_PINMUX('A', 8, AF11)>; /* CAN3_RX */
356
+ bias-pull-up;
357
+ };
358
+ };
359
+
360
+ can3_pins_b: can3-1 {
361
+ pins1 {
362
+ pinmux = <STM32_PINMUX('B', 4, AF11)>; /* CAN3_TX */
363
+ };
364
+ pins2 {
365
+ pinmux = <STM32_PINMUX('B', 3, AF11)>; /* CAN3_RX */
366
+ bias-pull-up;
367
+ };
368
+ };
287369 };
288370 };
289371 };