.. | .. |
---|
465 | 465 | #address-cells = <3>; |
---|
466 | 466 | #size-cells = <2>; |
---|
467 | 467 | |
---|
468 | | - ranges = <0x81000000 0 0x0fe00000 0x0fe00000 0 0x00100000 /* downstream I/O */ |
---|
469 | | - 0x82000000 0 0x08000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */ |
---|
| 468 | + ranges = <0x81000000 0x0 0x00000000 0x0fe00000 0x0 0x00010000 /* I/O */ |
---|
| 469 | + 0x82000000 0x0 0x08000000 0x08000000 0x0 0x07e00000>; /* MEM */ |
---|
470 | 470 | |
---|
471 | 471 | interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; |
---|
472 | 472 | interrupt-names = "msi"; |
---|
.. | .. |
---|
516 | 516 | #address-cells = <3>; |
---|
517 | 517 | #size-cells = <2>; |
---|
518 | 518 | |
---|
519 | | - ranges = <0x81000000 0 0x31e00000 0x31e00000 0 0x00100000 /* downstream I/O */ |
---|
520 | | - 0x82000000 0 0x2e000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */ |
---|
| 519 | + ranges = <0x81000000 0x0 0x00000000 0x31e00000 0x0 0x00010000 /* I/O */ |
---|
| 520 | + 0x82000000 0x0 0x2e000000 0x2e000000 0x0 0x03e00000>; /* MEM */ |
---|
521 | 521 | |
---|
522 | 522 | interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>; |
---|
523 | 523 | interrupt-names = "msi"; |
---|
.. | .. |
---|
567 | 567 | #address-cells = <3>; |
---|
568 | 568 | #size-cells = <2>; |
---|
569 | 569 | |
---|
570 | | - ranges = <0x81000000 0 0x35e00000 0x35e00000 0 0x00100000 /* downstream I/O */ |
---|
571 | | - 0x82000000 0 0x32000000 0x32000000 0 0x03e00000>; /* non-prefetchable memory */ |
---|
| 570 | + ranges = <0x81000000 0x0 0x00000000 0x35e00000 0x0 0x00010000 /* I/O */ |
---|
| 571 | + 0x82000000 0x0 0x32000000 0x32000000 0x0 0x03e00000>; /* MEM */ |
---|
572 | 572 | |
---|
573 | 573 | interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; |
---|
574 | 574 | interrupt-names = "msi"; |
---|