.. | .. |
---|
1 | 1 | ADI AXI-I2S controller |
---|
2 | 2 | |
---|
| 3 | +The core can be generated with transmit (playback), only receive |
---|
| 4 | +(capture) or both directions enabled. |
---|
| 5 | + |
---|
3 | 6 | Required properties: |
---|
4 | 7 | - compatible : Must be "adi,axi-i2s-1.00.a" |
---|
5 | 8 | - reg : Must contain I2S core's registers location and length |
---|
.. | .. |
---|
9 | 12 | - clock-names : "axi" for the clock to the AXI interface, "ref" for the sample |
---|
10 | 13 | rate reference clock. |
---|
11 | 14 | - dmas: Pairs of phandle and specifier for the DMA channels that are used by |
---|
12 | | - the core. The core expects two dma channels, one for transmit and one for |
---|
13 | | - receive. |
---|
| 15 | + the core. The core expects two dma channels if both transmit and receive are |
---|
| 16 | + enabled, one channel otherwise. |
---|
14 | 17 | - dma-names : "tx" for the transmit channel, "rx" for the receive channel. |
---|
15 | 18 | |
---|
16 | 19 | For more details on the 'dma', 'dma-names', 'clock' and 'clock-names' properties |
---|