.. | .. |
---|
4 | 4 | - compatible: Should be one of the following. |
---|
5 | 5 | - "rockchip,px30-otp" - for PX30 SoCs. |
---|
6 | 6 | - "rockchip,rk3308-otp" - for RK3308 SoCs. |
---|
7 | | - - "rockchip,rk3568-otp" - for RK3568 SoCs. |
---|
8 | | - - "rockchip,rv1126-otp" - for RV1126 SoCs. |
---|
9 | | -- reg: Must contain an entry with the physical base address and length |
---|
10 | | - for each entry in reg-names. |
---|
11 | | -- address-cells: must be set to 1. |
---|
12 | | -- size-cells: Must be set to 1. |
---|
| 7 | +- reg: Should contain the registers location and size |
---|
13 | 8 | - clocks: Must contain an entry for each entry in clock-names. |
---|
14 | | -- clock-names: Should contain "clk_otp", "pclk_otp" and |
---|
15 | | - optionally also "pclk_otp_phy". |
---|
| 9 | +- clock-names: Should be "otp", "apb_pclk" and "phy". |
---|
16 | 10 | |
---|
17 | 11 | Optional properties: |
---|
18 | 12 | - resets: Must contain an entry for each entry in reset-names. |
---|
19 | 13 | See ../../reset/reset.txt for details. |
---|
20 | | -- reset-names: Should be "otp_phy". |
---|
| 14 | +- reset-names: Should be "phy". |
---|
21 | 15 | |
---|
22 | 16 | See nvmem.txt for more information. |
---|
23 | 17 | |
---|
.. | .. |
---|
29 | 23 | #size-cells = <1>; |
---|
30 | 24 | clocks = <&cru SCLK_OTP_USR>, <&cru PCLK_OTP_NS>, |
---|
31 | 25 | <&cru PCLK_OTP_PHY>; |
---|
32 | | - clock-names = "clk_otp", "pclk_otp", "pclk_otp_phy"; |
---|
| 26 | + clock-names = "otp", "apb_pclk", "phy"; |
---|
33 | 27 | }; |
---|