hc
2024-01-03 2f7c68cb55ecb7331f2381deb497c27155f32faf
kernel/Documentation/devicetree/bindings/display/msm/dsi.txt
....@@ -87,7 +87,11 @@
8787 * "qcom,dsi-phy-20nm"
8888 * "qcom,dsi-phy-28nm-8960"
8989 * "qcom,dsi-phy-14nm"
90
+ * "qcom,dsi-phy-14nm-660"
9091 * "qcom,dsi-phy-10nm"
92
+ * "qcom,dsi-phy-10nm-8998"
93
+ * "qcom,dsi-phy-7nm"
94
+ * "qcom,dsi-phy-7nm-8150"
9195 - reg: Physical base address and length of the registers of PLL, PHY. Some
9296 revisions require the PHY regulator base address, whereas others require the
9397 PHY lane base address. See below for each PHY revision.
....@@ -96,7 +100,7 @@
96100 * "dsi_pll"
97101 * "dsi_phy"
98102 * "dsi_phy_regulator"
99
- For DSI 14nm and 10nm PHYs:
103
+ For DSI 14nm, 10nm and 7nm PHYs:
100104 * "dsi_pll"
101105 * "dsi_phy"
102106 * "dsi_phy_lane"
....@@ -106,6 +110,7 @@
106110 - clocks: Phandles to device clocks. See [1] for details on clock bindings.
107111 - clock-names: the following clocks are required:
108112 * "iface"
113
+ * "ref" (only required for new DTS files/entries)
109114 For 28nm HPM/LP, 28nm 8960 PHYs:
110115 - vddio-supply: phandle to vdd-io regulator device node
111116 For 20nm PHY:
....@@ -113,7 +118,7 @@
113118 - vcca-supply: phandle to vcca regulator device node
114119 For 14nm PHY:
115120 - vcca-supply: phandle to vcca regulator device node
116
- For 10nm PHY:
121
+ For 10nm and 7nm PHY:
117122 - vdds-supply: phandle to vdds regulator device node
118123
119124 Optional properties: