.. | .. |
---|
153 | 153 | u8 fixed_div; |
---|
154 | 154 | struct clk_omap_reg enable_reg; |
---|
155 | 155 | u8 enable_bit; |
---|
156 | | - u8 flags; |
---|
| 156 | + unsigned long flags; |
---|
157 | 157 | struct clk_omap_reg clksel_reg; |
---|
158 | 158 | struct dpll_data *dpll_data; |
---|
159 | 159 | const char *clkdm_name; |
---|
160 | 160 | struct clockdomain *clkdm; |
---|
161 | 161 | const struct clk_hw_omap_ops *ops; |
---|
| 162 | + u32 context; |
---|
| 163 | + int autoidle_count; |
---|
162 | 164 | }; |
---|
163 | 165 | |
---|
164 | 166 | /* |
---|
.. | .. |
---|
241 | 243 | |
---|
242 | 244 | #define to_clk_hw_omap(_hw) container_of(_hw, struct clk_hw_omap, hw) |
---|
243 | 245 | |
---|
| 246 | +bool omap2_clk_is_hw_omap(struct clk_hw *hw); |
---|
244 | 247 | int omap2_clk_disable_autoidle_all(void); |
---|
245 | 248 | int omap2_clk_enable_autoidle_all(void); |
---|
246 | 249 | int omap2_clk_allow_idle(struct clk *clk); |
---|
.. | .. |
---|
290 | 293 | #define TI_CLK_DPLL4_DENY_REPROGRAM BIT(1) |
---|
291 | 294 | #define TI_CLK_DISABLE_CLKDM_CONTROL BIT(2) |
---|
292 | 295 | #define TI_CLK_ERRATA_I810 BIT(3) |
---|
| 296 | +#define TI_CLK_CLKCTRL_COMPAT BIT(4) |
---|
| 297 | +#define TI_CLK_DEVICE_TYPE_GP BIT(5) |
---|
293 | 298 | |
---|
294 | 299 | void ti_clk_setup_features(struct ti_clk_features *features); |
---|
295 | 300 | const struct ti_clk_features *ti_clk_get_features(void); |
---|
| 301 | +bool ti_clk_is_in_standby(struct clk *clk); |
---|
| 302 | +int omap3_noncore_dpll_save_context(struct clk_hw *hw); |
---|
| 303 | +void omap3_noncore_dpll_restore_context(struct clk_hw *hw); |
---|
| 304 | + |
---|
| 305 | +int omap3_core_dpll_save_context(struct clk_hw *hw); |
---|
| 306 | +void omap3_core_dpll_restore_context(struct clk_hw *hw); |
---|
296 | 307 | |
---|
297 | 308 | extern const struct clk_hw_omap_ops clkhwops_omap2xxx_dpll; |
---|
298 | 309 | |
---|