rtl8211F_led_control

hc

2024-05-11 297b60346df8beafee954a0fd7c2d64f33f3b9bc

 kernel/drivers/net/ethernet/mellanox/mlxsw/resources.h
..
..
@@ -18,14 +18,19 @@
18
18
 	MLXSW_RES_ID_CQE_V1,
19
19
 	MLXSW_RES_ID_CQE_V2,
20
20
 	MLXSW_RES_ID_COUNTER_POOL_SIZE,
21
+	MLXSW_RES_ID_COUNTER_BANK_SIZE,
21
22
 	MLXSW_RES_ID_MAX_SPAN,
22
23
 	MLXSW_RES_ID_COUNTER_SIZE_PACKETS_BYTES,
23
24
 	MLXSW_RES_ID_COUNTER_SIZE_ROUTER_BASIC,
24
25
 	MLXSW_RES_ID_MAX_SYSTEM_PORT,
25
26
 	MLXSW_RES_ID_MAX_LAG,
26
27
 	MLXSW_RES_ID_MAX_LAG_MEMBERS,
27
-	MLXSW_RES_ID_MAX_BUFFER_SIZE,
28
+	MLXSW_RES_ID_LOCAL_PORTS_IN_1X,
29
+	MLXSW_RES_ID_LOCAL_PORTS_IN_2X,
30
+	MLXSW_RES_ID_LOCAL_PORTS_IN_4X,
31
+	MLXSW_RES_ID_GUARANTEED_SHARED_BUFFER,
28
32
 	MLXSW_RES_ID_CELL_SIZE,
33
+	MLXSW_RES_ID_MAX_HEADROOM_SIZE,
29
34
 	MLXSW_RES_ID_ACL_MAX_TCAM_REGIONS,
30
35
 	MLXSW_RES_ID_ACL_MAX_TCAM_RULES,
31
36
 	MLXSW_RES_ID_ACL_MAX_REGIONS,
..
..
@@ -41,11 +46,15 @@
41
46
 	MLXSW_RES_ID_ACL_ERPT_ENTRIES_4KB,
42
47
 	MLXSW_RES_ID_ACL_ERPT_ENTRIES_8KB,
43
48
 	MLXSW_RES_ID_ACL_ERPT_ENTRIES_12KB,
49
+	MLXSW_RES_ID_ACL_MAX_BF_LOG,
50
+	MLXSW_RES_ID_MAX_GLOBAL_POLICERS,
44
51
 	MLXSW_RES_ID_MAX_CPU_POLICERS,
45
52
 	MLXSW_RES_ID_MAX_VRS,
46
53
 	MLXSW_RES_ID_MAX_RIFS,
47
54
 	MLXSW_RES_ID_MC_ERIF_LIST_ENTRIES,
48
55
 	MLXSW_RES_ID_MAX_LPM_TREES,
56
+	MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV4,
57
+	MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV6,
49
58
 
50
59
 	/* Internal resources.
51
60
 	 * Determined by the SW, not queried from the HW.
..
..
@@ -68,14 +77,19 @@
68
77
 	[MLXSW_RES_ID_CQE_V1] = 0x2211,
69
78
 	[MLXSW_RES_ID_CQE_V2] = 0x2212,
70
79
 	[MLXSW_RES_ID_COUNTER_POOL_SIZE] = 0x2410,
80
+	[MLXSW_RES_ID_COUNTER_BANK_SIZE] = 0x2411,
71
81
 	[MLXSW_RES_ID_MAX_SPAN] = 0x2420,
72
82
 	[MLXSW_RES_ID_COUNTER_SIZE_PACKETS_BYTES] = 0x2443,
73
83
 	[MLXSW_RES_ID_COUNTER_SIZE_ROUTER_BASIC] = 0x2449,
74
84
 	[MLXSW_RES_ID_MAX_SYSTEM_PORT] = 0x2502,
75
85
 	[MLXSW_RES_ID_MAX_LAG] = 0x2520,
76
86
 	[MLXSW_RES_ID_MAX_LAG_MEMBERS] = 0x2521,
77
-	[MLXSW_RES_ID_MAX_BUFFER_SIZE] = 0x2802,	/* Bytes */
87
+	[MLXSW_RES_ID_LOCAL_PORTS_IN_1X] = 0x2610,
88
+	[MLXSW_RES_ID_LOCAL_PORTS_IN_2X] = 0x2611,
89
+	[MLXSW_RES_ID_LOCAL_PORTS_IN_4X] = 0x2612,
90
+	[MLXSW_RES_ID_GUARANTEED_SHARED_BUFFER] = 0x2805,	/* Bytes */
78
91
 	[MLXSW_RES_ID_CELL_SIZE] = 0x2803,	/* Bytes */
92
+	[MLXSW_RES_ID_MAX_HEADROOM_SIZE] = 0x2811,	/* Bytes */
79
93
 	[MLXSW_RES_ID_ACL_MAX_TCAM_REGIONS] = 0x2901,
80
94
 	[MLXSW_RES_ID_ACL_MAX_TCAM_RULES] = 0x2902,
81
95
 	[MLXSW_RES_ID_ACL_MAX_REGIONS] = 0x2903,
..
..
@@ -91,11 +105,15 @@
91
105
 	[MLXSW_RES_ID_ACL_ERPT_ENTRIES_4KB] = 0x2951,
92
106
 	[MLXSW_RES_ID_ACL_ERPT_ENTRIES_8KB] = 0x2952,
93
107
 	[MLXSW_RES_ID_ACL_ERPT_ENTRIES_12KB] = 0x2953,
108
+	[MLXSW_RES_ID_ACL_MAX_BF_LOG] = 0x2960,
109
+	[MLXSW_RES_ID_MAX_GLOBAL_POLICERS] = 0x2A10,
94
110
 	[MLXSW_RES_ID_MAX_CPU_POLICERS] = 0x2A13,
95
111
 	[MLXSW_RES_ID_MAX_VRS] = 0x2C01,
96
112
 	[MLXSW_RES_ID_MAX_RIFS] = 0x2C02,
97
113
 	[MLXSW_RES_ID_MC_ERIF_LIST_ENTRIES] = 0x2C10,
98
114
 	[MLXSW_RES_ID_MAX_LPM_TREES] = 0x2C30,
115
+	[MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV4] = 0x2E02,
116
+	[MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV6] = 0x2E03,
99
117
 };
100
118
 
101
119
 struct mlxsw_res {