| .. | .. |
|---|
| 122 | 122 | unsigned int base; /* base index */ |
|---|
| 123 | 123 | unsigned int next; /* next possible free index */ |
|---|
| 124 | 124 | spinlock_t lock; /* ppm pool lock */ |
|---|
| 125 | | - unsigned long bmap[0]; |
|---|
| 125 | + unsigned long bmap[]; |
|---|
| 126 | 126 | } ____cacheline_aligned_in_smp; |
|---|
| 127 | 127 | |
|---|
| 128 | 128 | struct cxgbi_ppm { |
|---|
| .. | .. |
|---|
| 143 | 143 | spinlock_t map_lock; /* ppm map lock */ |
|---|
| 144 | 144 | unsigned int bmap_index_max; |
|---|
| 145 | 145 | unsigned int next; |
|---|
| 146 | + unsigned int max_index_in_edram; |
|---|
| 146 | 147 | unsigned long *ppod_bmap; |
|---|
| 147 | | - struct cxgbi_ppod_data ppod_data[0]; |
|---|
| 148 | + struct cxgbi_ppod_data ppod_data[]; |
|---|
| 148 | 149 | }; |
|---|
| 149 | 150 | |
|---|
| 150 | 151 | #define DDP_THRESHOLD 512 |
|---|
| .. | .. |
|---|
| 324 | 325 | unsigned long caller_data); |
|---|
| 325 | 326 | int cxgbi_ppm_init(void **ppm_pp, struct net_device *, struct pci_dev *, |
|---|
| 326 | 327 | void *lldev, struct cxgbi_tag_format *, |
|---|
| 327 | | - unsigned int ppmax, unsigned int llimit, |
|---|
| 328 | | - unsigned int start, |
|---|
| 329 | | - unsigned int reserve_factor); |
|---|
| 328 | + unsigned int iscsi_size, unsigned int llimit, |
|---|
| 329 | + unsigned int start, unsigned int reserve_factor, |
|---|
| 330 | + unsigned int edram_start, unsigned int edram_size); |
|---|
| 330 | 331 | int cxgbi_ppm_release(struct cxgbi_ppm *ppm); |
|---|
| 331 | 332 | void cxgbi_tagmask_check(unsigned int tagmask, struct cxgbi_tag_format *); |
|---|
| 332 | 333 | unsigned int cxgbi_tagmask_set(unsigned int ppmax); |
|---|