| .. | .. |
|---|
| 106 | 106 | #define QUINARY_TDM_TX_6 101 |
|---|
| 107 | 107 | #define QUINARY_TDM_RX_7 102 |
|---|
| 108 | 108 | #define QUINARY_TDM_TX_7 103 |
|---|
| 109 | +#define DISPLAY_PORT_RX 104 |
|---|
| 110 | +#define WSA_CODEC_DMA_RX_0 105 |
|---|
| 111 | +#define WSA_CODEC_DMA_TX_0 106 |
|---|
| 112 | +#define WSA_CODEC_DMA_RX_1 107 |
|---|
| 113 | +#define WSA_CODEC_DMA_TX_1 108 |
|---|
| 114 | +#define WSA_CODEC_DMA_TX_2 109 |
|---|
| 115 | +#define VA_CODEC_DMA_TX_0 110 |
|---|
| 116 | +#define VA_CODEC_DMA_TX_1 111 |
|---|
| 117 | +#define VA_CODEC_DMA_TX_2 112 |
|---|
| 118 | +#define RX_CODEC_DMA_RX_0 113 |
|---|
| 119 | +#define TX_CODEC_DMA_TX_0 114 |
|---|
| 120 | +#define RX_CODEC_DMA_RX_1 115 |
|---|
| 121 | +#define TX_CODEC_DMA_TX_1 116 |
|---|
| 122 | +#define RX_CODEC_DMA_RX_2 117 |
|---|
| 123 | +#define TX_CODEC_DMA_TX_2 118 |
|---|
| 124 | +#define RX_CODEC_DMA_RX_3 119 |
|---|
| 125 | +#define TX_CODEC_DMA_TX_3 120 |
|---|
| 126 | +#define RX_CODEC_DMA_RX_4 121 |
|---|
| 127 | +#define TX_CODEC_DMA_TX_4 122 |
|---|
| 128 | +#define RX_CODEC_DMA_RX_5 123 |
|---|
| 129 | +#define TX_CODEC_DMA_TX_5 124 |
|---|
| 130 | +#define RX_CODEC_DMA_RX_6 125 |
|---|
| 131 | +#define RX_CODEC_DMA_RX_7 126 |
|---|
| 132 | + |
|---|
| 133 | +#define LPASS_CLK_ID_PRI_MI2S_IBIT 1 |
|---|
| 134 | +#define LPASS_CLK_ID_PRI_MI2S_EBIT 2 |
|---|
| 135 | +#define LPASS_CLK_ID_SEC_MI2S_IBIT 3 |
|---|
| 136 | +#define LPASS_CLK_ID_SEC_MI2S_EBIT 4 |
|---|
| 137 | +#define LPASS_CLK_ID_TER_MI2S_IBIT 5 |
|---|
| 138 | +#define LPASS_CLK_ID_TER_MI2S_EBIT 6 |
|---|
| 139 | +#define LPASS_CLK_ID_QUAD_MI2S_IBIT 7 |
|---|
| 140 | +#define LPASS_CLK_ID_QUAD_MI2S_EBIT 8 |
|---|
| 141 | +#define LPASS_CLK_ID_SPEAKER_I2S_IBIT 9 |
|---|
| 142 | +#define LPASS_CLK_ID_SPEAKER_I2S_EBIT 10 |
|---|
| 143 | +#define LPASS_CLK_ID_SPEAKER_I2S_OSR 11 |
|---|
| 144 | +#define LPASS_CLK_ID_QUI_MI2S_IBIT 12 |
|---|
| 145 | +#define LPASS_CLK_ID_QUI_MI2S_EBIT 13 |
|---|
| 146 | +#define LPASS_CLK_ID_SEN_MI2S_IBIT 14 |
|---|
| 147 | +#define LPASS_CLK_ID_SEN_MI2S_EBIT 15 |
|---|
| 148 | +#define LPASS_CLK_ID_INT0_MI2S_IBIT 16 |
|---|
| 149 | +#define LPASS_CLK_ID_INT1_MI2S_IBIT 17 |
|---|
| 150 | +#define LPASS_CLK_ID_INT2_MI2S_IBIT 18 |
|---|
| 151 | +#define LPASS_CLK_ID_INT3_MI2S_IBIT 19 |
|---|
| 152 | +#define LPASS_CLK_ID_INT4_MI2S_IBIT 20 |
|---|
| 153 | +#define LPASS_CLK_ID_INT5_MI2S_IBIT 21 |
|---|
| 154 | +#define LPASS_CLK_ID_INT6_MI2S_IBIT 22 |
|---|
| 155 | +#define LPASS_CLK_ID_QUI_MI2S_OSR 23 |
|---|
| 156 | +#define LPASS_CLK_ID_PRI_PCM_IBIT 24 |
|---|
| 157 | +#define LPASS_CLK_ID_PRI_PCM_EBIT 25 |
|---|
| 158 | +#define LPASS_CLK_ID_SEC_PCM_IBIT 26 |
|---|
| 159 | +#define LPASS_CLK_ID_SEC_PCM_EBIT 27 |
|---|
| 160 | +#define LPASS_CLK_ID_TER_PCM_IBIT 28 |
|---|
| 161 | +#define LPASS_CLK_ID_TER_PCM_EBIT 29 |
|---|
| 162 | +#define LPASS_CLK_ID_QUAD_PCM_IBIT 30 |
|---|
| 163 | +#define LPASS_CLK_ID_QUAD_PCM_EBIT 31 |
|---|
| 164 | +#define LPASS_CLK_ID_QUIN_PCM_IBIT 32 |
|---|
| 165 | +#define LPASS_CLK_ID_QUIN_PCM_EBIT 33 |
|---|
| 166 | +#define LPASS_CLK_ID_QUI_PCM_OSR 34 |
|---|
| 167 | +#define LPASS_CLK_ID_PRI_TDM_IBIT 35 |
|---|
| 168 | +#define LPASS_CLK_ID_PRI_TDM_EBIT 36 |
|---|
| 169 | +#define LPASS_CLK_ID_SEC_TDM_IBIT 37 |
|---|
| 170 | +#define LPASS_CLK_ID_SEC_TDM_EBIT 38 |
|---|
| 171 | +#define LPASS_CLK_ID_TER_TDM_IBIT 39 |
|---|
| 172 | +#define LPASS_CLK_ID_TER_TDM_EBIT 40 |
|---|
| 173 | +#define LPASS_CLK_ID_QUAD_TDM_IBIT 41 |
|---|
| 174 | +#define LPASS_CLK_ID_QUAD_TDM_EBIT 42 |
|---|
| 175 | +#define LPASS_CLK_ID_QUIN_TDM_IBIT 43 |
|---|
| 176 | +#define LPASS_CLK_ID_QUIN_TDM_EBIT 44 |
|---|
| 177 | +#define LPASS_CLK_ID_QUIN_TDM_OSR 45 |
|---|
| 178 | +#define LPASS_CLK_ID_MCLK_1 46 |
|---|
| 179 | +#define LPASS_CLK_ID_MCLK_2 47 |
|---|
| 180 | +#define LPASS_CLK_ID_MCLK_3 48 |
|---|
| 181 | +#define LPASS_CLK_ID_MCLK_4 49 |
|---|
| 182 | +#define LPASS_CLK_ID_INTERNAL_DIGITAL_CODEC_CORE 50 |
|---|
| 183 | +#define LPASS_CLK_ID_INT_MCLK_0 51 |
|---|
| 184 | +#define LPASS_CLK_ID_INT_MCLK_1 52 |
|---|
| 185 | +#define LPASS_CLK_ID_MCLK_5 53 |
|---|
| 186 | +#define LPASS_CLK_ID_WSA_CORE_MCLK 54 |
|---|
| 187 | +#define LPASS_CLK_ID_WSA_CORE_NPL_MCLK 55 |
|---|
| 188 | +#define LPASS_CLK_ID_VA_CORE_MCLK 56 |
|---|
| 189 | +#define LPASS_CLK_ID_TX_CORE_MCLK 57 |
|---|
| 190 | +#define LPASS_CLK_ID_TX_CORE_NPL_MCLK 58 |
|---|
| 191 | +#define LPASS_CLK_ID_RX_CORE_MCLK 59 |
|---|
| 192 | +#define LPASS_CLK_ID_RX_CORE_NPL_MCLK 60 |
|---|
| 193 | +#define LPASS_CLK_ID_VA_CORE_2X_MCLK 61 |
|---|
| 194 | + |
|---|
| 195 | +#define LPASS_HW_AVTIMER_VOTE 101 |
|---|
| 196 | +#define LPASS_HW_MACRO_VOTE 102 |
|---|
| 197 | +#define LPASS_HW_DCODEC_VOTE 103 |
|---|
| 198 | + |
|---|
| 199 | +#define Q6AFE_MAX_CLK_ID 104 |
|---|
| 200 | + |
|---|
| 201 | +#define LPASS_CLK_ATTRIBUTE_INVALID 0x0 |
|---|
| 202 | +#define LPASS_CLK_ATTRIBUTE_COUPLE_NO 0x1 |
|---|
| 203 | +#define LPASS_CLK_ATTRIBUTE_COUPLE_DIVIDEND 0x2 |
|---|
| 204 | +#define LPASS_CLK_ATTRIBUTE_COUPLE_DIVISOR 0x3 |
|---|
| 109 | 205 | |
|---|
| 110 | 206 | #endif /* __DT_BINDINGS_Q6_AFE_H__ */ |
|---|
| 111 | | - |
|---|