change system file

hc

2024-10-09 244b2c5ca8b14627e4a17755e5922221e121c771

 kernel/include/dt-bindings/clock/qcom,rpmcc.h
..
..
@@ -1,14 +1,6 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  * Copyright 2015 Linaro Limited
3
- *
4
- * This software is licensed under the terms of the GNU General Public
5
- * License version 2, as published by the Free Software Foundation, and
6
- * may be copied, distributed, and modified under those terms.
7
- *
8
- * This program is distributed in the hope that it will be useful,
9
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
10
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
11
- * GNU General Public License for more details.
12
4
  */
13
5
 
14
6
 #ifndef _DT_BINDINGS_CLK_MSM_RPMCC_H
..
..
@@ -45,6 +37,10 @@
45
37
 #define RPM_XO_A0				27
46
38
 #define RPM_XO_A1				28
47
39
 #define RPM_XO_A2				29
40
+#define RPM_NSS_FABRIC_0_CLK			30
41
+#define RPM_NSS_FABRIC_0_A_CLK			31
42
+#define RPM_NSS_FABRIC_1_CLK			32
43
+#define RPM_NSS_FABRIC_1_A_CLK			33
48
44
 
49
45
 /* SMD RPM clocks */
50
46
 #define RPM_SMD_XO_CLK_SRC				0
..
..
@@ -123,5 +119,35 @@
123
119
 #define RPM_SMD_DIV_A_CLK3			73
124
120
 #define RPM_SMD_LN_BB_CLK			74
125
121
 #define RPM_SMD_LN_BB_A_CLK			75
122
+#define RPM_SMD_BIMC_GPU_CLK			76
123
+#define RPM_SMD_BIMC_GPU_A_CLK			77
124
+#define RPM_SMD_QPIC_CLK			78
125
+#define RPM_SMD_QPIC_CLK_A			79
126
+#define RPM_SMD_LN_BB_CLK1			80
127
+#define RPM_SMD_LN_BB_CLK1_A			81
128
+#define RPM_SMD_LN_BB_CLK2			82
129
+#define RPM_SMD_LN_BB_CLK2_A			83
130
+#define RPM_SMD_LN_BB_CLK3_PIN			84
131
+#define RPM_SMD_LN_BB_CLK3_A_PIN		85
132
+#define RPM_SMD_RF_CLK3				86
133
+#define RPM_SMD_RF_CLK3_A			87
134
+#define RPM_SMD_RF_CLK3_PIN			88
135
+#define RPM_SMD_RF_CLK3_A_PIN			89
136
+#define RPM_SMD_MMSSNOC_AXI_CLK			90
137
+#define RPM_SMD_MMSSNOC_AXI_CLK_A		91
138
+#define RPM_SMD_CNOC_PERIPH_CLK			92
139
+#define RPM_SMD_CNOC_PERIPH_A_CLK		93
140
+#define RPM_SMD_LN_BB_CLK3			94
141
+#define RPM_SMD_LN_BB_CLK3_A			95
142
+#define RPM_SMD_LN_BB_CLK1_PIN			96
143
+#define RPM_SMD_LN_BB_CLK1_A_PIN		97
144
+#define RPM_SMD_LN_BB_CLK2_PIN			98
145
+#define RPM_SMD_LN_BB_CLK2_A_PIN		99
146
+#define RPM_SMD_SYSMMNOC_CLK			100
147
+#define RPM_SMD_SYSMMNOC_A_CLK			101
148
+#define RPM_SMD_CE2_CLK				102
149
+#define RPM_SMD_CE2_A_CLK			103
150
+#define RPM_SMD_CE3_CLK				104
151
+#define RPM_SMD_CE3_A_CLK			105
126
152
 
127
153
 #endif