| .. | .. |
|---|
| 1068 | 1068 | RK3568_CLKGATE_CON(20), 8, GFLAGS), |
|---|
| 1069 | 1069 | GATE(HCLK_VOP, "hclk_vop", "hclk_vo", 0, |
|---|
| 1070 | 1070 | RK3568_CLKGATE_CON(20), 9, GFLAGS), |
|---|
| 1071 | | - COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, |
|---|
| 1071 | + COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT, |
|---|
| 1072 | 1072 | RK3568_CLKSEL_CON(39), 10, 2, MFLAGS, 0, 8, DFLAGS, |
|---|
| 1073 | 1073 | RK3568_CLKGATE_CON(20), 10, GFLAGS), |
|---|
| 1074 | | - COMPOSITE(DCLK_VOP1, "dclk_vop1", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, |
|---|
| 1074 | + COMPOSITE(DCLK_VOP1, "dclk_vop1", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT, |
|---|
| 1075 | 1075 | RK3568_CLKSEL_CON(40), 10, 2, MFLAGS, 0, 8, DFLAGS, |
|---|
| 1076 | 1076 | RK3568_CLKGATE_CON(20), 11, GFLAGS), |
|---|
| 1077 | | - COMPOSITE(DCLK_VOP2, "dclk_vop2", hpll_vpll_gpll_cpll_p, 0, |
|---|
| 1077 | + COMPOSITE(DCLK_VOP2, "dclk_vop2", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT, |
|---|
| 1078 | 1078 | RK3568_CLKSEL_CON(41), 10, 2, MFLAGS, 0, 8, DFLAGS, |
|---|
| 1079 | 1079 | RK3568_CLKGATE_CON(20), 12, GFLAGS), |
|---|
| 1080 | 1080 | GATE(CLK_VOP_PWM, "clk_vop_pwm", "xin24m", 0, |
|---|