forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-10-09 244b2c5ca8b14627e4a17755e5922221e121c771 
 kernel/arch/arm/boot/dts/omap3-zoom3.dts
....@@ -1,9 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
12 /*
2
- * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 as
6
- * published by the Free Software Foundation.
3
+ * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
74  */
85 /dts-v1/;
96 
....@@ -12,7 +9,7 @@
129 
1310 / {
1411 	model = "TI Zoom3";
15
-	compatible = "ti,omap3-zoom3", "ti,omap36xx", "ti,omap3";
12
+	compatible = "ti,omap3-zoom3", "ti,omap3630", "ti,omap36xx", "ti,omap3";
1613 
1714 	cpus {
1815 		cpu@0 {
....@@ -26,9 +23,9 @@
2623 	};
2724 
2825 	vddvario: regulator-vddvario {
29
-		  compatible = "regulator-fixed";
30
-		  regulator-name = "vddvario";
31
-		  regulator-always-on;
26
+		compatible = "regulator-fixed";
27
+		regulator-name = "vddvario";
28
+		regulator-always-on;
3229 	};
3330 
3431 	vdd33a: regulator-vdd33a {
....@@ -87,28 +84,28 @@
8784 
8885 	uart1_pins: pinmux_uart1_pins {
8986 		pinctrl-single,pins = <
90
-                        OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT | MUX_MODE0)		/* uart1_cts.uart1_cts */
91
-                        OMAP3_CORE1_IOPAD(0x217e, PIN_OUTPUT | MUX_MODE0)		/* uart1_rts.uart1_rts */
92
-                        OMAP3_CORE1_IOPAD(0x2182, WAKEUP_EN | PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
93
-                        OMAP3_CORE1_IOPAD(0x217c, PIN_OUTPUT | MUX_MODE0)		/* uart1_tx.uart1_tx */
87
+			OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT | MUX_MODE0)		/* uart1_cts.uart1_cts */
88
+			OMAP3_CORE1_IOPAD(0x217e, PIN_OUTPUT | MUX_MODE0)		/* uart1_rts.uart1_rts */
89
+			OMAP3_CORE1_IOPAD(0x2182, WAKEUP_EN | PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
90
+			OMAP3_CORE1_IOPAD(0x217c, PIN_OUTPUT | MUX_MODE0)		/* uart1_tx.uart1_tx */
9491 		>;
9592 	};
9693 
9794 	uart2_pins: pinmux_uart2_pins {
9895 		pinctrl-single,pins = <
99
-                        OMAP3_CORE1_IOPAD(0x2174, PIN_INPUT_PULLUP | MUX_MODE0)	/* uart2_cts.uart2_cts */
100
-                        OMAP3_CORE1_IOPAD(0x2176, PIN_OUTPUT | MUX_MODE0)		/* uart2_rts.uart2_rts */
101
-                        OMAP3_CORE1_IOPAD(0x217a, PIN_INPUT | MUX_MODE0)		/* uart2_rx.uart2_rx */
102
-                        OMAP3_CORE1_IOPAD(0x2178, PIN_OUTPUT | MUX_MODE0)		/* uart2_tx.uart2_tx */
96
+			OMAP3_CORE1_IOPAD(0x2174, PIN_INPUT_PULLUP | MUX_MODE0)	/* uart2_cts.uart2_cts */
97
+			OMAP3_CORE1_IOPAD(0x2176, PIN_OUTPUT | MUX_MODE0)		/* uart2_rts.uart2_rts */
98
+			OMAP3_CORE1_IOPAD(0x217a, PIN_INPUT | MUX_MODE0)		/* uart2_rx.uart2_rx */
99
+			OMAP3_CORE1_IOPAD(0x2178, PIN_OUTPUT | MUX_MODE0)		/* uart2_tx.uart2_tx */
103100 		>;
104101 	};
105102 
106103 	uart3_pins: pinmux_uart3_pins {
107104 		pinctrl-single,pins = <
108
-                        OMAP3_CORE1_IOPAD(0x219a, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* uart3_cts_rctx.uart3_cts_rctx */
109
-                        OMAP3_CORE1_IOPAD(0x219c, PIN_OUTPUT | MUX_MODE0)		/* uart3_rts_sd.uart3_rts_sd */
110
-                        OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0)		/* uart3_rx_irrx.uart3_rx_irrx */
111
-                        OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0)		/* uart3_tx_irtx.uart3_tx_irtx */
105
+			OMAP3_CORE1_IOPAD(0x219a, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* uart3_cts_rctx.uart3_cts_rctx */
106
+			OMAP3_CORE1_IOPAD(0x219c, PIN_OUTPUT | MUX_MODE0)		/* uart3_rts_sd.uart3_rts_sd */
107
+			OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0)		/* uart3_rx_irrx.uart3_rx_irrx */
108
+			OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0)		/* uart3_tx_irtx.uart3_tx_irtx */
112109 		>;
113110 	};
114111 
....@@ -208,22 +205,22 @@
208205 };
209206 
210207 &uart1 {
211
-       pinctrl-names = "default";
212
-       pinctrl-0 = <&uart1_pins>;
208
+	pinctrl-names = "default";
209
+	pinctrl-0 = <&uart1_pins>;
213210 };
214211 
215212 &uart2 {
216
-       pinctrl-names = "default";
217
-       pinctrl-0 = <&uart2_pins>;
213
+	pinctrl-names = "default";
214
+	pinctrl-0 = <&uart2_pins>;
218215 };
219216 
220217 &uart3 {
221
-       pinctrl-names = "default";
222
-       pinctrl-0 = <&uart3_pins>;
218
+	pinctrl-names = "default";
219
+	pinctrl-0 = <&uart3_pins>;
223220 };
224221 
225222 &uart4 {
226
-       status = "disabled";
223
+	status = "disabled";
227224 };
228225 
229226 &usb_otg_hs {