| .. | .. |
|---|
| 1 | 1 | [ |
|---|
| 2 | | - {, |
|---|
| 2 | + { |
|---|
| 3 | 3 | "EventCode": "0x1415A", |
|---|
| 4 | 4 | "EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC", |
|---|
| 5 | 5 | "BriefDescription": "Duration in cycles to reload from local core's L2 with load hit store conflict due to a marked load" |
|---|
| 6 | 6 | }, |
|---|
| 7 | | - {, |
|---|
| 7 | + { |
|---|
| 8 | 8 | "EventCode": "0x10058", |
|---|
| 9 | 9 | "EventName": "PM_MEM_LOC_THRESH_IFU", |
|---|
| 10 | 10 | "BriefDescription": "Local Memory above threshold for IFU speculation control" |
|---|
| 11 | 11 | }, |
|---|
| 12 | | - {, |
|---|
| 12 | + { |
|---|
| 13 | 13 | "EventCode": "0x2D028", |
|---|
| 14 | 14 | "EventName": "PM_RADIX_PWC_L2_PDE_FROM_L2", |
|---|
| 15 | 15 | "BriefDescription": "A Page Directory Entry was reloaded to a level 2 page walk cache from the core's L2 data cache" |
|---|
| 16 | 16 | }, |
|---|
| 17 | | - {, |
|---|
| 17 | + { |
|---|
| 18 | 18 | "EventCode": "0x30012", |
|---|
| 19 | 19 | "EventName": "PM_FLUSH_COMPLETION", |
|---|
| 20 | 20 | "BriefDescription": "The instruction that was next to complete did not complete because it suffered a flush" |
|---|
| 21 | 21 | }, |
|---|
| 22 | | - {, |
|---|
| 22 | + { |
|---|
| 23 | 23 | "EventCode": "0x2D154", |
|---|
| 24 | 24 | "EventName": "PM_MRK_DERAT_MISS_64K", |
|---|
| 25 | 25 | "BriefDescription": "Marked Data ERAT Miss (Data TLB Access) page size 64K" |
|---|
| 26 | 26 | }, |
|---|
| 27 | | - {, |
|---|
| 27 | + { |
|---|
| 28 | 28 | "EventCode": "0x4016E", |
|---|
| 29 | 29 | "EventName": "PM_THRESH_NOT_MET", |
|---|
| 30 | 30 | "BriefDescription": "Threshold counter did not meet threshold" |
|---|
| 31 | 31 | } |
|---|
| 32 | | -] |
|---|
| 32 | +] |
|---|