.. | .. |
---|
27 | 27 | struct seq_file; |
---|
28 | 28 | struct module; |
---|
29 | 29 | struct msi_msg; |
---|
| 30 | +struct irq_affinity_desc; |
---|
30 | 31 | enum irqchip_irq_state; |
---|
31 | 32 | |
---|
32 | 33 | /* |
---|
.. | .. |
---|
69 | 70 | * IRQ_IS_POLLED - Always polled by another interrupt. Exclude |
---|
70 | 71 | * it from the spurious interrupt detection |
---|
71 | 72 | * mechanism and from core side polling. |
---|
72 | | - * IRQ_NO_SOFTIRQ_CALL - No softirq processing in the irq thread context (RT) |
---|
73 | 73 | * IRQ_DISABLE_UNLAZY - Disable lazy irq disable |
---|
| 74 | + * IRQ_HIDDEN - Don't show up in /proc/interrupts |
---|
| 75 | + * IRQ_RAW - Skip tick management and irqtime accounting |
---|
74 | 76 | */ |
---|
75 | 77 | enum { |
---|
76 | 78 | IRQ_TYPE_NONE = 0x00000000, |
---|
.. | .. |
---|
97 | 99 | IRQ_PER_CPU_DEVID = (1 << 17), |
---|
98 | 100 | IRQ_IS_POLLED = (1 << 18), |
---|
99 | 101 | IRQ_DISABLE_UNLAZY = (1 << 19), |
---|
100 | | - IRQ_NO_SOFTIRQ_CALL = (1 << 20), |
---|
| 102 | + IRQ_HIDDEN = (1 << 20), |
---|
| 103 | + IRQ_RAW = (1 << 21), |
---|
101 | 104 | }; |
---|
102 | 105 | |
---|
103 | 106 | #define IRQF_MODIFY_MASK \ |
---|
104 | 107 | (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \ |
---|
105 | 108 | IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \ |
---|
106 | 109 | IRQ_PER_CPU | IRQ_NESTED_THREAD | IRQ_NOTHREAD | IRQ_PER_CPU_DEVID | \ |
---|
107 | | - IRQ_IS_POLLED | IRQ_DISABLE_UNLAZY | IRQ_NO_SOFTIRQ_CALL) |
---|
| 110 | + IRQ_IS_POLLED | IRQ_DISABLE_UNLAZY | IRQ_HIDDEN) |
---|
108 | 111 | |
---|
109 | 112 | #define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING) |
---|
110 | 113 | |
---|
.. | .. |
---|
115 | 118 | * IRQ_SET_MASK_NOCPY - OK, chip did update irq_common_data.affinity |
---|
116 | 119 | * IRQ_SET_MASK_OK_DONE - Same as IRQ_SET_MASK_OK for core. Special code to |
---|
117 | 120 | * support stacked irqchips, which indicates skipping |
---|
118 | | - * all descendent irqchips. |
---|
| 121 | + * all descendant irqchips. |
---|
119 | 122 | */ |
---|
120 | 123 | enum { |
---|
121 | 124 | IRQ_SET_MASK_OK = 0, |
---|
.. | .. |
---|
196 | 199 | * IRQD_LEVEL - Interrupt is level triggered |
---|
197 | 200 | * IRQD_WAKEUP_STATE - Interrupt is configured for wakeup |
---|
198 | 201 | * from suspend |
---|
199 | | - * IRDQ_MOVE_PCNTXT - Interrupt can be moved in process |
---|
| 202 | + * IRQD_MOVE_PCNTXT - Interrupt can be moved in process |
---|
200 | 203 | * context |
---|
201 | 204 | * IRQD_IRQ_DISABLED - Disabled state of the interrupt |
---|
202 | 205 | * IRQD_IRQ_MASKED - Masked state of the interrupt |
---|
.. | .. |
---|
212 | 215 | * IRQD_CAN_RESERVE - Can use reservation mode |
---|
213 | 216 | * IRQD_MSI_NOMASK_QUIRK - Non-maskable MSI quirk for affinity change |
---|
214 | 217 | * required |
---|
| 218 | + * IRQD_HANDLE_ENFORCE_IRQCTX - Enforce that handle_irq_*() is only invoked |
---|
| 219 | + * from actual interrupt context. |
---|
215 | 220 | * IRQD_AFFINITY_ON_ACTIVATE - Affinity is set on activation. Don't call |
---|
216 | 221 | * irq_chip::irq_set_affinity() when deactivated. |
---|
| 222 | + * IRQD_IRQ_ENABLED_ON_SUSPEND - Interrupt is enabled on suspend by irq pm if |
---|
| 223 | + * irqchip have flag IRQCHIP_ENABLE_WAKEUP_ON_SUSPEND set. |
---|
217 | 224 | */ |
---|
218 | 225 | enum { |
---|
219 | 226 | IRQD_TRIGGER_MASK = 0xf, |
---|
.. | .. |
---|
237 | 244 | IRQD_DEFAULT_TRIGGER_SET = (1 << 25), |
---|
238 | 245 | IRQD_CAN_RESERVE = (1 << 26), |
---|
239 | 246 | IRQD_MSI_NOMASK_QUIRK = (1 << 27), |
---|
| 247 | + IRQD_HANDLE_ENFORCE_IRQCTX = (1 << 28), |
---|
240 | 248 | IRQD_AFFINITY_ON_ACTIVATE = (1 << 29), |
---|
| 249 | + IRQD_IRQ_ENABLED_ON_SUSPEND = (1 << 30), |
---|
241 | 250 | }; |
---|
242 | 251 | |
---|
243 | 252 | #define __irqd_to_state(d) ACCESS_PRIVATE((d)->common, state_use_accessors) |
---|
.. | .. |
---|
295 | 304 | |
---|
296 | 305 | /* |
---|
297 | 306 | * Must only be called of irqchip.irq_set_affinity() or low level |
---|
298 | | - * hieararchy domain allocation functions. |
---|
| 307 | + * hierarchy domain allocation functions. |
---|
299 | 308 | */ |
---|
300 | 309 | static inline void irqd_set_single_target(struct irq_data *d) |
---|
301 | 310 | { |
---|
.. | .. |
---|
305 | 314 | static inline bool irqd_is_single_target(struct irq_data *d) |
---|
306 | 315 | { |
---|
307 | 316 | return __irqd_to_state(d) & IRQD_SINGLE_TARGET; |
---|
| 317 | +} |
---|
| 318 | + |
---|
| 319 | +static inline void irqd_set_handle_enforce_irqctx(struct irq_data *d) |
---|
| 320 | +{ |
---|
| 321 | + __irqd_to_state(d) |= IRQD_HANDLE_ENFORCE_IRQCTX; |
---|
| 322 | +} |
---|
| 323 | + |
---|
| 324 | +static inline bool irqd_is_handle_enforce_irqctx(struct irq_data *d) |
---|
| 325 | +{ |
---|
| 326 | + return __irqd_to_state(d) & IRQD_HANDLE_ENFORCE_IRQCTX; |
---|
| 327 | +} |
---|
| 328 | + |
---|
| 329 | +static inline bool irqd_is_enabled_on_suspend(struct irq_data *d) |
---|
| 330 | +{ |
---|
| 331 | + return __irqd_to_state(d) & IRQD_IRQ_ENABLED_ON_SUSPEND; |
---|
308 | 332 | } |
---|
309 | 333 | |
---|
310 | 334 | static inline bool irqd_is_wakeup_set(struct irq_data *d) |
---|
.. | .. |
---|
474 | 498 | * @irq_set_vcpu_affinity: optional to target a vCPU in a virtual machine |
---|
475 | 499 | * @ipi_send_single: send a single IPI to destination cpus |
---|
476 | 500 | * @ipi_send_mask: send an IPI to destination cpus in cpumask |
---|
| 501 | + * @irq_nmi_setup: function called from core code before enabling an NMI |
---|
| 502 | + * @irq_nmi_teardown: function called from core code after disabling an NMI |
---|
477 | 503 | * @flags: chip specific flags |
---|
478 | 504 | */ |
---|
479 | 505 | struct irq_chip { |
---|
.. | .. |
---|
522 | 548 | void (*ipi_send_single)(struct irq_data *data, unsigned int cpu); |
---|
523 | 549 | void (*ipi_send_mask)(struct irq_data *data, const struct cpumask *dest); |
---|
524 | 550 | |
---|
| 551 | + int (*irq_nmi_setup)(struct irq_data *data); |
---|
| 552 | + void (*irq_nmi_teardown)(struct irq_data *data); |
---|
| 553 | + |
---|
525 | 554 | unsigned long flags; |
---|
526 | 555 | }; |
---|
527 | 556 | |
---|
528 | 557 | /* |
---|
529 | 558 | * irq_chip specific flags |
---|
530 | 559 | * |
---|
531 | | - * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type() |
---|
532 | | - * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled |
---|
533 | | - * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path |
---|
534 | | - * IRQCHIP_ONOFFLINE_ENABLED: Only call irq_on/off_line callbacks |
---|
535 | | - * when irq enabled |
---|
536 | | - * IRQCHIP_SKIP_SET_WAKE: Skip chip.irq_set_wake(), for this irq chip |
---|
537 | | - * IRQCHIP_ONESHOT_SAFE: One shot does not require mask/unmask |
---|
538 | | - * IRQCHIP_EOI_THREADED: Chip requires eoi() on unmask in threaded mode |
---|
539 | | - * IRQCHIP_SUPPORTS_LEVEL_MSI Chip can provide two doorbells for Level MSIs |
---|
| 560 | + * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type() |
---|
| 561 | + * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled |
---|
| 562 | + * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path |
---|
| 563 | + * IRQCHIP_ONOFFLINE_ENABLED: Only call irq_on/off_line callbacks |
---|
| 564 | + * when irq enabled |
---|
| 565 | + * IRQCHIP_SKIP_SET_WAKE: Skip chip.irq_set_wake(), for this irq chip |
---|
| 566 | + * IRQCHIP_ONESHOT_SAFE: One shot does not require mask/unmask |
---|
| 567 | + * IRQCHIP_EOI_THREADED: Chip requires eoi() on unmask in threaded mode |
---|
| 568 | + * IRQCHIP_SUPPORTS_LEVEL_MSI: Chip can provide two doorbells for Level MSIs |
---|
| 569 | + * IRQCHIP_SUPPORTS_NMI: Chip can deliver NMIs, only for root irqchips |
---|
| 570 | + * IRQCHIP_ENABLE_WAKEUP_ON_SUSPEND: Invokes __enable_irq()/__disable_irq() for wake irqs |
---|
| 571 | + * in the suspend path if they are in disabled state |
---|
540 | 572 | * IRQCHIP_AFFINITY_PRE_STARTUP: Default affinity update before startup |
---|
541 | 573 | */ |
---|
542 | 574 | enum { |
---|
543 | | - IRQCHIP_SET_TYPE_MASKED = (1 << 0), |
---|
544 | | - IRQCHIP_EOI_IF_HANDLED = (1 << 1), |
---|
545 | | - IRQCHIP_MASK_ON_SUSPEND = (1 << 2), |
---|
546 | | - IRQCHIP_ONOFFLINE_ENABLED = (1 << 3), |
---|
547 | | - IRQCHIP_SKIP_SET_WAKE = (1 << 4), |
---|
548 | | - IRQCHIP_ONESHOT_SAFE = (1 << 5), |
---|
549 | | - IRQCHIP_EOI_THREADED = (1 << 6), |
---|
550 | | - IRQCHIP_SUPPORTS_LEVEL_MSI = (1 << 7), |
---|
551 | | - IRQCHIP_AFFINITY_PRE_STARTUP = (1 << 10), |
---|
| 575 | + IRQCHIP_SET_TYPE_MASKED = (1 << 0), |
---|
| 576 | + IRQCHIP_EOI_IF_HANDLED = (1 << 1), |
---|
| 577 | + IRQCHIP_MASK_ON_SUSPEND = (1 << 2), |
---|
| 578 | + IRQCHIP_ONOFFLINE_ENABLED = (1 << 3), |
---|
| 579 | + IRQCHIP_SKIP_SET_WAKE = (1 << 4), |
---|
| 580 | + IRQCHIP_ONESHOT_SAFE = (1 << 5), |
---|
| 581 | + IRQCHIP_EOI_THREADED = (1 << 6), |
---|
| 582 | + IRQCHIP_SUPPORTS_LEVEL_MSI = (1 << 7), |
---|
| 583 | + IRQCHIP_SUPPORTS_NMI = (1 << 8), |
---|
| 584 | + IRQCHIP_ENABLE_WAKEUP_ON_SUSPEND = (1 << 9), |
---|
| 585 | + IRQCHIP_AFFINITY_PRE_STARTUP = (1 << 10), |
---|
552 | 586 | }; |
---|
553 | 587 | |
---|
554 | 588 | #include <linux/irqdesc.h> |
---|
.. | .. |
---|
569 | 603 | #define IRQ_DEFAULT_INIT_FLAGS ARCH_IRQ_INIT_FLAGS |
---|
570 | 604 | |
---|
571 | 605 | struct irqaction; |
---|
572 | | -extern int setup_irq(unsigned int irq, struct irqaction *new); |
---|
573 | | -extern void remove_irq(unsigned int irq, struct irqaction *act); |
---|
574 | 606 | extern int setup_percpu_irq(unsigned int irq, struct irqaction *new); |
---|
575 | 607 | extern void remove_percpu_irq(unsigned int irq, struct irqaction *act); |
---|
576 | 608 | |
---|
.. | .. |
---|
619 | 651 | */ |
---|
620 | 652 | extern void handle_level_irq(struct irq_desc *desc); |
---|
621 | 653 | extern void handle_fasteoi_irq(struct irq_desc *desc); |
---|
| 654 | +extern void handle_percpu_devid_fasteoi_ipi(struct irq_desc *desc); |
---|
622 | 655 | extern void handle_edge_irq(struct irq_desc *desc); |
---|
623 | 656 | extern void handle_edge_eoi_irq(struct irq_desc *desc); |
---|
624 | 657 | extern void handle_simple_irq(struct irq_desc *desc); |
---|
.. | .. |
---|
627 | 660 | extern void handle_percpu_devid_irq(struct irq_desc *desc); |
---|
628 | 661 | extern void handle_bad_irq(struct irq_desc *desc); |
---|
629 | 662 | extern void handle_nested_irq(unsigned int irq); |
---|
| 663 | + |
---|
| 664 | +extern void handle_fasteoi_nmi(struct irq_desc *desc); |
---|
| 665 | +extern void handle_percpu_devid_fasteoi_nmi(struct irq_desc *desc); |
---|
630 | 666 | |
---|
631 | 667 | extern int irq_chip_compose_msi_msg(struct irq_data *data, struct msi_msg *msg); |
---|
632 | 668 | extern int irq_chip_pm_get(struct irq_data *data); |
---|
.. | .. |
---|
645 | 681 | extern void irq_chip_ack_parent(struct irq_data *data); |
---|
646 | 682 | extern int irq_chip_retrigger_hierarchy(struct irq_data *data); |
---|
647 | 683 | extern void irq_chip_mask_parent(struct irq_data *data); |
---|
| 684 | +extern void irq_chip_mask_ack_parent(struct irq_data *data); |
---|
648 | 685 | extern void irq_chip_unmask_parent(struct irq_data *data); |
---|
649 | 686 | extern void irq_chip_eoi_parent(struct irq_data *data); |
---|
650 | 687 | extern int irq_chip_set_affinity_parent(struct irq_data *data, |
---|
.. | .. |
---|
654 | 691 | extern int irq_chip_set_vcpu_affinity_parent(struct irq_data *data, |
---|
655 | 692 | void *vcpu_info); |
---|
656 | 693 | extern int irq_chip_set_type_parent(struct irq_data *data, unsigned int type); |
---|
| 694 | +extern int irq_chip_request_resources_parent(struct irq_data *data); |
---|
| 695 | +extern void irq_chip_release_resources_parent(struct irq_data *data); |
---|
657 | 696 | #endif |
---|
658 | 697 | |
---|
659 | 698 | /* Handling of unhandled and spurious interrupts: */ |
---|
.. | .. |
---|
715 | 754 | void |
---|
716 | 755 | irq_set_chained_handler_and_data(unsigned int irq, irq_flow_handler_t handle, |
---|
717 | 756 | void *data); |
---|
| 757 | + |
---|
| 758 | +void __irq_modify_status(unsigned int irq, unsigned long clr, |
---|
| 759 | + unsigned long set, unsigned long mask); |
---|
718 | 760 | |
---|
719 | 761 | void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set); |
---|
720 | 762 | |
---|
.. | .. |
---|
875 | 917 | unsigned int arch_dynirq_lower_bound(unsigned int from); |
---|
876 | 918 | |
---|
877 | 919 | int __irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node, |
---|
878 | | - struct module *owner, const struct cpumask *affinity); |
---|
| 920 | + struct module *owner, |
---|
| 921 | + const struct irq_affinity_desc *affinity); |
---|
879 | 922 | |
---|
880 | 923 | int __devm_irq_alloc_descs(struct device *dev, int irq, unsigned int from, |
---|
881 | 924 | unsigned int cnt, int node, struct module *owner, |
---|
882 | | - const struct cpumask *affinity); |
---|
| 925 | + const struct irq_affinity_desc *affinity); |
---|
883 | 926 | |
---|
884 | 927 | /* use macros to avoid needing export.h for THIS_MODULE */ |
---|
885 | 928 | #define irq_alloc_descs(irq, from, cnt, node) \ |
---|
886 | 929 | __irq_alloc_descs(irq, from, cnt, node, THIS_MODULE, NULL) |
---|
887 | 930 | |
---|
888 | 931 | #define irq_alloc_desc(node) \ |
---|
889 | | - irq_alloc_descs(-1, 0, 1, node) |
---|
| 932 | + irq_alloc_descs(-1, 1, 1, node) |
---|
890 | 933 | |
---|
891 | 934 | #define irq_alloc_desc_at(at, node) \ |
---|
892 | 935 | irq_alloc_descs(at, at, 1, node) |
---|
.. | .. |
---|
901 | 944 | __devm_irq_alloc_descs(dev, irq, from, cnt, node, THIS_MODULE, NULL) |
---|
902 | 945 | |
---|
903 | 946 | #define devm_irq_alloc_desc(dev, node) \ |
---|
904 | | - devm_irq_alloc_descs(dev, -1, 0, 1, node) |
---|
| 947 | + devm_irq_alloc_descs(dev, -1, 1, 1, node) |
---|
905 | 948 | |
---|
906 | 949 | #define devm_irq_alloc_desc_at(dev, at, node) \ |
---|
907 | 950 | devm_irq_alloc_descs(dev, at, at, 1, node) |
---|
.. | .. |
---|
1032 | 1075 | unsigned long unused; |
---|
1033 | 1076 | struct irq_domain *domain; |
---|
1034 | 1077 | struct list_head list; |
---|
1035 | | - struct irq_chip_type chip_types[0]; |
---|
| 1078 | + struct irq_chip_type chip_types[]; |
---|
1036 | 1079 | }; |
---|
1037 | 1080 | |
---|
1038 | 1081 | /** |
---|
.. | .. |
---|
1068 | 1111 | unsigned int irq_flags_to_clear; |
---|
1069 | 1112 | unsigned int irq_flags_to_set; |
---|
1070 | 1113 | enum irq_gc_flags gc_flags; |
---|
1071 | | - struct irq_chip_generic *gc[0]; |
---|
| 1114 | + struct irq_chip_generic *gc[]; |
---|
1072 | 1115 | }; |
---|
1073 | 1116 | |
---|
1074 | 1117 | /* Generic chip callback functions */ |
---|
.. | .. |
---|
1230 | 1273 | * top-level IRQ handler. |
---|
1231 | 1274 | */ |
---|
1232 | 1275 | extern void (*handle_arch_irq)(struct pt_regs *) __ro_after_init; |
---|
| 1276 | +#else |
---|
| 1277 | +#define set_handle_irq(handle_irq) \ |
---|
| 1278 | + do { \ |
---|
| 1279 | + (void)handle_irq; \ |
---|
| 1280 | + WARN_ON(1); \ |
---|
| 1281 | + } while (0) |
---|
1233 | 1282 | #endif |
---|
1234 | 1283 | |
---|
1235 | 1284 | #endif /* _LINUX_IRQ_H */ |
---|