disable pwm7

hc

2024-05-10 23fa18eaa71266feff7ba8d83022d9e1cc83c65a

 kernel/arch/sh/include/asm/barrier.h
..
..
@@ -6,7 +6,7 @@
6
6
 #ifndef __ASM_SH_BARRIER_H
7
7
 #define __ASM_SH_BARRIER_H
8
8
 
9
-#if defined(CONFIG_CPU_SH4A) || defined(CONFIG_CPU_SH5)
9
+#if defined(CONFIG_CPU_SH4A)
10
10
 #include <asm/cache_insns.h>
11
11
 #endif
12
12
 
..
..
@@ -24,7 +24,7 @@
24
24
  * Historically we have only done this type of barrier for the MMUCR, but
25
25
  * it's also necessary for the CCR, so we make it generic here instead.
26
26
  */
27
-#if defined(CONFIG_CPU_SH4A) || defined(CONFIG_CPU_SH5)
27
+#if defined(CONFIG_CPU_SH4A)
28
28
 #define mb()		__asm__ __volatile__ ("synco": : :"memory")
29
29
 #define rmb()		mb()
30
30
 #define wmb()		mb()