.. | .. |
---|
3 | 3 | * Device Tree Include file for Freescale Layerscape-1043A family SoC. |
---|
4 | 4 | * |
---|
5 | 5 | * Copyright 2014-2015 Freescale Semiconductor, Inc. |
---|
| 6 | + * Copyright 2018 NXP |
---|
6 | 7 | * |
---|
7 | 8 | * Mingkai Hu <Mingkai.hu@freescale.com> |
---|
8 | 9 | */ |
---|
.. | .. |
---|
12 | 13 | |
---|
13 | 14 | / { |
---|
14 | 15 | model = "LS1043A RDB Board"; |
---|
| 16 | + compatible = "fsl,ls1043a-rdb", "fsl,ls1043a"; |
---|
15 | 17 | |
---|
16 | 18 | aliases { |
---|
17 | | - crypto = &crypto; |
---|
18 | 19 | serial0 = &duart0; |
---|
19 | 20 | serial1 = &duart1; |
---|
20 | 21 | serial2 = &duart2; |
---|
.. | .. |
---|
65 | 66 | #address-cells = <1>; |
---|
66 | 67 | #size-cells = <1>; |
---|
67 | 68 | reg = <0x0 0x0 0x8000000>; |
---|
| 69 | + big-endian; |
---|
68 | 70 | bank-width = <2>; |
---|
69 | 71 | device-width = <1>; |
---|
70 | 72 | }; |
---|
.. | .. |
---|
92 | 94 | compatible = "n25q128a13", "jedec,spi-nor"; /* 16MB */ |
---|
93 | 95 | reg = <0>; |
---|
94 | 96 | spi-max-frequency = <1000000>; /* input clock */ |
---|
| 97 | + }; |
---|
| 98 | + |
---|
| 99 | + slic@2 { |
---|
| 100 | + compatible = "maxim,ds26522"; |
---|
| 101 | + reg = <2>; |
---|
| 102 | + spi-max-frequency = <2000000>; |
---|
| 103 | + fsl,spi-cs-sck-delay = <100>; |
---|
| 104 | + fsl,spi-sck-cs-delay = <50>; |
---|
| 105 | + }; |
---|
| 106 | + |
---|
| 107 | + slic@3 { |
---|
| 108 | + compatible = "maxim,ds26522"; |
---|
| 109 | + reg = <3>; |
---|
| 110 | + spi-max-frequency = <2000000>; |
---|
| 111 | + fsl,spi-cs-sck-delay = <100>; |
---|
| 112 | + fsl,spi-sck-cs-delay = <50>; |
---|
95 | 113 | }; |
---|
96 | 114 | }; |
---|
97 | 115 | |
---|
.. | .. |
---|
175 | 193 | }; |
---|
176 | 194 | }; |
---|
177 | 195 | }; |
---|
| 196 | + |
---|
| 197 | +&uqe { |
---|
| 198 | + ucc_hdlc: ucc@2000 { |
---|
| 199 | + compatible = "fsl,ucc-hdlc"; |
---|
| 200 | + rx-clock-name = "clk8"; |
---|
| 201 | + tx-clock-name = "clk9"; |
---|
| 202 | + fsl,rx-sync-clock = "rsync_pin"; |
---|
| 203 | + fsl,tx-sync-clock = "tsync_pin"; |
---|
| 204 | + fsl,tx-timeslot-mask = <0xfffffffe>; |
---|
| 205 | + fsl,rx-timeslot-mask = <0xfffffffe>; |
---|
| 206 | + fsl,tdm-framer-type = "e1"; |
---|
| 207 | + fsl,tdm-id = <0>; |
---|
| 208 | + fsl,siram-entry-id = <0>; |
---|
| 209 | + fsl,tdm-interface; |
---|
| 210 | + }; |
---|
| 211 | +}; |
---|
| 212 | + |
---|
| 213 | +&usb0 { |
---|
| 214 | + status = "okay"; |
---|
| 215 | +}; |
---|
| 216 | + |
---|
| 217 | +&usb1 { |
---|
| 218 | + status = "okay"; |
---|
| 219 | +}; |
---|