forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-05-10 23fa18eaa71266feff7ba8d83022d9e1cc83c65a
kernel/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
....@@ -3,6 +3,7 @@
33 * Device Tree Include file for Freescale Layerscape-1043A family SoC.
44 *
55 * Copyright 2014-2015 Freescale Semiconductor, Inc.
6
+ * Copyright 2018 NXP
67 *
78 * Mingkai Hu <Mingkai.hu@freescale.com>
89 */
....@@ -12,9 +13,9 @@
1213
1314 / {
1415 model = "LS1043A RDB Board";
16
+ compatible = "fsl,ls1043a-rdb", "fsl,ls1043a";
1517
1618 aliases {
17
- crypto = &crypto;
1819 serial0 = &duart0;
1920 serial1 = &duart1;
2021 serial2 = &duart2;
....@@ -65,6 +66,7 @@
6566 #address-cells = <1>;
6667 #size-cells = <1>;
6768 reg = <0x0 0x0 0x8000000>;
69
+ big-endian;
6870 bank-width = <2>;
6971 device-width = <1>;
7072 };
....@@ -92,6 +94,22 @@
9294 compatible = "n25q128a13", "jedec,spi-nor"; /* 16MB */
9395 reg = <0>;
9496 spi-max-frequency = <1000000>; /* input clock */
97
+ };
98
+
99
+ slic@2 {
100
+ compatible = "maxim,ds26522";
101
+ reg = <2>;
102
+ spi-max-frequency = <2000000>;
103
+ fsl,spi-cs-sck-delay = <100>;
104
+ fsl,spi-sck-cs-delay = <50>;
105
+ };
106
+
107
+ slic@3 {
108
+ compatible = "maxim,ds26522";
109
+ reg = <3>;
110
+ spi-max-frequency = <2000000>;
111
+ fsl,spi-cs-sck-delay = <100>;
112
+ fsl,spi-sck-cs-delay = <50>;
95113 };
96114 };
97115
....@@ -175,3 +193,27 @@
175193 };
176194 };
177195 };
196
+
197
+&uqe {
198
+ ucc_hdlc: ucc@2000 {
199
+ compatible = "fsl,ucc-hdlc";
200
+ rx-clock-name = "clk8";
201
+ tx-clock-name = "clk9";
202
+ fsl,rx-sync-clock = "rsync_pin";
203
+ fsl,tx-sync-clock = "tsync_pin";
204
+ fsl,tx-timeslot-mask = <0xfffffffe>;
205
+ fsl,rx-timeslot-mask = <0xfffffffe>;
206
+ fsl,tdm-framer-type = "e1";
207
+ fsl,tdm-id = <0>;
208
+ fsl,siram-entry-id = <0>;
209
+ fsl,tdm-interface;
210
+ };
211
+};
212
+
213
+&usb0 {
214
+ status = "okay";
215
+};
216
+
217
+&usb1 {
218
+ status = "okay";
219
+};