disable pwm7

hc

2024-05-10 23fa18eaa71266feff7ba8d83022d9e1cc83c65a

 kernel/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
..
..
@@ -1,17 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright Altera Corporation (C) 2015. All rights reserved.
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms and conditions of the GNU General Public License,
6
- * version 2, as published by the Free Software Foundation.
7
- *
8
- * This program is distributed in the hope it will be useful, but WITHOUT
9
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
11
- * more details.
12
- *
13
- * You should have received a copy of the GNU General Public License along with
14
- * this program.  If not, see <http://www.gnu.org/licenses/>.
15
4
  */
16
5
 
17
6
 #include "socfpga_stratix10.dtsi"
..
..
@@ -21,6 +10,9 @@
21
10
 
22
11
 	aliases {
23
12
 		serial0 = &uart0;
13
+		ethernet0 = &gmac0;
14
+		ethernet1 = &gmac1;
15
+		ethernet2 = &gmac2;
24
16
 	};
25
17
 
26
18
 	chosen {
..
..
@@ -64,6 +56,17 @@
64
56
 				clock-frequency = <25000000>;
65
57
 			};
66
58
 		};
59
+
60
+		eccmgr {
61
+			sdmmca-ecc@ff8c8c00 {
62
+				compatible = "altr,socfpga-s10-sdmmc-ecc",
63
+					     "altr,socfpga-sdmmc-ecc";
64
+				reg = <0xff8c8c00 0x100>;
65
+				altr,ecc-parent = <&mmc>;
66
+				interrupts = <14 4>,
67
+					     <15 4>;
68
+			};
69
+		};
67
70
 	};
68
71
 };
69
72
 
..
..
@@ -104,6 +107,7 @@
104
107
 &mmc {
105
108
 	status = "okay";
106
109
 	cap-sd-highspeed;
110
+	cap-mmc-highspeed;
107
111
 	broken-cd;
108
112
 	bus-width = <4>;
109
113
 };
..
..
@@ -125,7 +129,7 @@
125
129
 	status = "okay";
126
130
 	clock-frequency = <100000>;
127
131
 	i2c-sda-falling-time-ns = <890>;  /* hcnt */
128
-	i2c-sdl-falling-time-ns = <890>;  /* lcnt */
132
+	i2c-scl-falling-time-ns = <890>;  /* lcnt */
129
133
 
130
134
 	adc@14 {
131
135
 		compatible = "lltc,ltc2497";
..
..
@@ -155,9 +159,9 @@
155
159
 	flash@0 {
156
160
 		#address-cells = <1>;
157
161
 		#size-cells = <1>;
158
-		compatible = "n25q00a";
162
+		compatible = "micron,mt25qu02g", "jedec,spi-nor";
159
163
 		reg = <0>;
160
-		spi-max-frequency = <50000000>;
164
+		spi-max-frequency = <100000000>;
161
165
 
162
166
 		m25p,fast-read;
163
167
 		cdns,page-size = <256>;
..
..
@@ -175,12 +179,12 @@
175
179
 
176
180
 			qspi_boot: partition@0 {
177
181
 				label = "Boot and fpga data";
178
-				reg = <0x0 0x4000000>;
182
+				reg = <0x0 0x03FE0000>;
179
183
 			};
180
184
 
181
-			qspi_rootfs: partition@4000000 {
185
+			qspi_rootfs: partition@3FE0000 {
182
186
 				label = "Root Filesystem - JFFS2";
183
-				reg = <0x4000000 0x4000000>;
187
+				reg = <0x03FE0000 0x0C020000>;
184
188
 			};
185
189
 		};
186
190
 	};