.. | .. |
---|
14 | 14 | compatible = "amlogic,meson8m2-clkc", "amlogic,meson8-clkc"; |
---|
15 | 15 | }; |
---|
16 | 16 | |
---|
| 17 | +&dmcbus { |
---|
| 18 | + /* the offset of the canvas registers has changed compared to Meson8 */ |
---|
| 19 | + /delete-node/ video-lut@20; |
---|
| 20 | + |
---|
| 21 | + canvas: video-lut@48 { |
---|
| 22 | + compatible = "amlogic,meson8m2-canvas", "amlogic,canvas"; |
---|
| 23 | + reg = <0x48 0x14>; |
---|
| 24 | + }; |
---|
| 25 | +}; |
---|
| 26 | + |
---|
17 | 27 | ðmac { |
---|
18 | 28 | compatible = "amlogic,meson8m2-dwmac", "snps,dwmac"; |
---|
19 | 29 | reg = <0xc9410000 0x10000 |
---|
20 | 30 | 0xc1108140 0x8>; |
---|
21 | 31 | clocks = <&clkc CLKID_ETH>, |
---|
22 | 32 | <&clkc CLKID_MPLL2>, |
---|
23 | | - <&clkc CLKID_MPLL2>; |
---|
24 | | - clock-names = "stmmaceth", "clkin0", "clkin1"; |
---|
| 33 | + <&clkc CLKID_MPLL2>, |
---|
| 34 | + <&clkc CLKID_FCLK_DIV2>; |
---|
| 35 | + clock-names = "stmmaceth", "clkin0", "clkin1", "timing-adjustment"; |
---|
25 | 36 | resets = <&reset RESET_ETHERNET>; |
---|
26 | 37 | reset-names = "stmmaceth"; |
---|
27 | 38 | }; |
---|
.. | .. |
---|
45 | 56 | "eth_rxd1", "eth_rxd0", |
---|
46 | 57 | "eth_mdio", "eth_mdc"; |
---|
47 | 58 | function = "ethernet"; |
---|
| 59 | + bias-disable; |
---|
48 | 60 | }; |
---|
49 | 61 | }; |
---|
50 | 62 | }; |
---|
51 | 63 | |
---|
| 64 | +&pwrc { |
---|
| 65 | + compatible = "amlogic,meson8m2-pwrc"; |
---|
| 66 | + resets = <&reset RESET_DBLK>, |
---|
| 67 | + <&reset RESET_PIC_DC>, |
---|
| 68 | + <&reset RESET_HDMI_APB>, |
---|
| 69 | + <&reset RESET_HDMI_SYSTEM_RESET>, |
---|
| 70 | + <&reset RESET_VENCI>, |
---|
| 71 | + <&reset RESET_VENCP>, |
---|
| 72 | + <&reset RESET_VDAC_4>, |
---|
| 73 | + <&reset RESET_VENCL>, |
---|
| 74 | + <&reset RESET_VIU>, |
---|
| 75 | + <&reset RESET_VENC>, |
---|
| 76 | + <&reset RESET_RDMA>; |
---|
| 77 | + reset-names = "dblk", "pic_dc", "hdmi_apb", "hdmi_system", "venci", |
---|
| 78 | + "vencp", "vdac", "vencl", "viu", "venc", "rdma"; |
---|
| 79 | + assigned-clocks = <&clkc CLKID_VPU>; |
---|
| 80 | + assigned-clock-rates = <364000000>; |
---|
| 81 | +}; |
---|
| 82 | + |
---|
| 83 | +&saradc { |
---|
| 84 | + compatible = "amlogic,meson8m2-saradc", "amlogic,meson-saradc"; |
---|
| 85 | +}; |
---|
| 86 | + |
---|
| 87 | +&sdhc { |
---|
| 88 | + compatible = "amlogic,meson8m2-sdhc", "amlogic,meson-mx-sdhc"; |
---|
| 89 | +}; |
---|
| 90 | + |
---|
| 91 | +&usb0_phy { |
---|
| 92 | + compatible = "amlogic,meson8m2-usb2-phy", "amlogic,meson-mx-usb2-phy"; |
---|
| 93 | +}; |
---|
| 94 | + |
---|
| 95 | +&usb1_phy { |
---|
| 96 | + compatible = "amlogic,meson8m2-usb2-phy", "amlogic,meson-mx-usb2-phy"; |
---|
| 97 | +}; |
---|
| 98 | + |
---|
52 | 99 | &wdt { |
---|
53 | 100 | compatible = "amlogic,meson8m2-wdt", "amlogic,meson8b-wdt"; |
---|
54 | 101 | }; |
---|