.. | .. |
---|
33 | 33 | compatible = "samsung,odroid-xu3-audio"; |
---|
34 | 34 | model = "Odroid-XU4"; |
---|
35 | 35 | |
---|
36 | | - assigned-clocks = <&clock CLK_MOUT_EPLL>, |
---|
37 | | - <&clock CLK_MOUT_MAU_EPLL>, |
---|
38 | | - <&clock CLK_MOUT_USER_MAU_EPLL>, |
---|
39 | | - <&clock_audss EXYNOS_MOUT_AUDSS>, |
---|
40 | | - <&clock_audss EXYNOS_MOUT_I2S>, |
---|
41 | | - <&clock_audss EXYNOS_DOUT_SRP>, |
---|
42 | | - <&clock_audss EXYNOS_DOUT_AUD_BUS>, |
---|
43 | | - <&clock_audss EXYNOS_DOUT_I2S>; |
---|
44 | | - |
---|
45 | | - assigned-clock-parents = <&clock CLK_FOUT_EPLL>, |
---|
46 | | - <&clock CLK_MOUT_EPLL>, |
---|
47 | | - <&clock CLK_MOUT_MAU_EPLL>, |
---|
48 | | - <&clock CLK_MAU_EPLL>, |
---|
49 | | - <&clock_audss EXYNOS_MOUT_AUDSS>; |
---|
50 | | - |
---|
51 | | - assigned-clock-rates = <0>, |
---|
52 | | - <0>, |
---|
53 | | - <0>, |
---|
54 | | - <0>, |
---|
55 | | - <0>, |
---|
56 | | - <196608001>, |
---|
57 | | - <(196608002 / 2)>, |
---|
58 | | - <196608000>; |
---|
| 36 | + samsung,audio-routing = "I2S Playback", "Mixer DAI TX"; |
---|
59 | 37 | |
---|
60 | 38 | cpu { |
---|
61 | | - sound-dai = <&i2s0 0>; |
---|
| 39 | + sound-dai = <&i2s0 0>, <&i2s0 1>; |
---|
62 | 40 | }; |
---|
63 | 41 | |
---|
64 | 42 | codec { |
---|
.. | .. |
---|
67 | 45 | }; |
---|
68 | 46 | }; |
---|
69 | 47 | |
---|
70 | | -&clock_audss { |
---|
71 | | - assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>, |
---|
72 | | - <&clock CLK_FOUT_EPLL>; |
---|
73 | | - assigned-clock-rates = <(196608000 / 256)>, |
---|
74 | | - <196608000>; |
---|
75 | | -}; |
---|
76 | | - |
---|
77 | 48 | &i2s0 { |
---|
78 | 49 | status = "okay"; |
---|
79 | | - assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>; |
---|
80 | | - assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>; |
---|
| 50 | + |
---|
| 51 | + assigned-clocks = <&clock CLK_MOUT_EPLL>, |
---|
| 52 | + <&clock CLK_MOUT_MAU_EPLL>, |
---|
| 53 | + <&clock CLK_MOUT_USER_MAU_EPLL>, |
---|
| 54 | + <&clock_audss EXYNOS_MOUT_AUDSS>, |
---|
| 55 | + <&clock_audss EXYNOS_MOUT_I2S>, |
---|
| 56 | + <&i2s0 CLK_I2S_RCLK_SRC>, |
---|
| 57 | + <&clock_audss EXYNOS_DOUT_SRP>, |
---|
| 58 | + <&clock_audss EXYNOS_DOUT_AUD_BUS>, |
---|
| 59 | + <&clock_audss EXYNOS_DOUT_I2S>; |
---|
| 60 | + |
---|
| 61 | + assigned-clock-parents = <&clock CLK_FOUT_EPLL>, |
---|
| 62 | + <&clock CLK_MOUT_EPLL>, |
---|
| 63 | + <&clock CLK_MOUT_MAU_EPLL>, |
---|
| 64 | + <&clock CLK_MAU_EPLL>, |
---|
| 65 | + <&clock_audss EXYNOS_MOUT_AUDSS>, |
---|
| 66 | + <&clock_audss EXYNOS_SCLK_I2S>; |
---|
| 67 | + |
---|
| 68 | + assigned-clock-rates = <0>, |
---|
| 69 | + <0>, |
---|
| 70 | + <0>, |
---|
| 71 | + <0>, |
---|
| 72 | + <0>, |
---|
| 73 | + <0>, |
---|
| 74 | + <196608001>, |
---|
| 75 | + <(196608002 / 2)>, |
---|
| 76 | + <196608000>; |
---|
81 | 77 | }; |
---|
82 | 78 | |
---|
83 | 79 | &pwm { |
---|