.. | .. |
---|
54 | 54 | Contact: Linux Memory Management list <linux-mm@kvack.org> |
---|
55 | 55 | Description: |
---|
56 | 56 | Provides information about the node's distribution and memory |
---|
57 | | - utilization. Similar to /proc/meminfo, see Documentation/filesystems/proc.txt |
---|
| 57 | + utilization. Similar to /proc/meminfo, see Documentation/filesystems/proc.rst |
---|
58 | 58 | |
---|
59 | 59 | What: /sys/devices/system/node/nodeX/numastat |
---|
60 | 60 | Date: October 2002 |
---|
61 | 61 | Contact: Linux Memory Management list <linux-mm@kvack.org> |
---|
62 | 62 | Description: |
---|
63 | 63 | The node's hit/miss statistics, in units of pages. |
---|
64 | | - See Documentation/numastat.txt |
---|
| 64 | + See Documentation/admin-guide/numastat.rst |
---|
65 | 65 | |
---|
66 | 66 | What: /sys/devices/system/node/nodeX/distance |
---|
67 | 67 | Date: October 2002 |
---|
.. | .. |
---|
90 | 90 | Contact: Lee Schermerhorn <lee.schermerhorn@hp.com> |
---|
91 | 91 | Description: |
---|
92 | 92 | The node's huge page size control/query attributes. |
---|
93 | | - See Documentation/admin-guide/mm/hugetlbpage.rst |
---|
| 93 | + See Documentation/admin-guide/mm/hugetlbpage.rst |
---|
| 94 | + |
---|
| 95 | +What: /sys/devices/system/node/nodeX/accessY/ |
---|
| 96 | +Date: December 2018 |
---|
| 97 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 98 | +Description: |
---|
| 99 | + The node's relationship to other nodes for access class "Y". |
---|
| 100 | + |
---|
| 101 | +What: /sys/devices/system/node/nodeX/accessY/initiators/ |
---|
| 102 | +Date: December 2018 |
---|
| 103 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 104 | +Description: |
---|
| 105 | + The directory containing symlinks to memory initiator |
---|
| 106 | + nodes that have class "Y" access to this target node's |
---|
| 107 | + memory. CPUs and other memory initiators in nodes not in |
---|
| 108 | + the list accessing this node's memory may have different |
---|
| 109 | + performance. |
---|
| 110 | + |
---|
| 111 | +What: /sys/devices/system/node/nodeX/accessY/targets/ |
---|
| 112 | +Date: December 2018 |
---|
| 113 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 114 | +Description: |
---|
| 115 | + The directory containing symlinks to memory targets that |
---|
| 116 | + this initiator node has class "Y" access. |
---|
| 117 | + |
---|
| 118 | +What: /sys/devices/system/node/nodeX/accessY/initiators/read_bandwidth |
---|
| 119 | +Date: December 2018 |
---|
| 120 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 121 | +Description: |
---|
| 122 | + This node's read bandwidth in MB/s when accessed from |
---|
| 123 | + nodes found in this access class's linked initiators. |
---|
| 124 | + |
---|
| 125 | +What: /sys/devices/system/node/nodeX/accessY/initiators/read_latency |
---|
| 126 | +Date: December 2018 |
---|
| 127 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 128 | +Description: |
---|
| 129 | + This node's read latency in nanoseconds when accessed |
---|
| 130 | + from nodes found in this access class's linked initiators. |
---|
| 131 | + |
---|
| 132 | +What: /sys/devices/system/node/nodeX/accessY/initiators/write_bandwidth |
---|
| 133 | +Date: December 2018 |
---|
| 134 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 135 | +Description: |
---|
| 136 | + This node's write bandwidth in MB/s when accessed from |
---|
| 137 | + found in this access class's linked initiators. |
---|
| 138 | + |
---|
| 139 | +What: /sys/devices/system/node/nodeX/accessY/initiators/write_latency |
---|
| 140 | +Date: December 2018 |
---|
| 141 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 142 | +Description: |
---|
| 143 | + This node's write latency in nanoseconds when access |
---|
| 144 | + from nodes found in this class's linked initiators. |
---|
| 145 | + |
---|
| 146 | +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/ |
---|
| 147 | +Date: December 2018 |
---|
| 148 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 149 | +Description: |
---|
| 150 | + The directory containing attributes for the memory-side cache |
---|
| 151 | + level 'Y'. |
---|
| 152 | + |
---|
| 153 | +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/indexing |
---|
| 154 | +Date: December 2018 |
---|
| 155 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 156 | +Description: |
---|
| 157 | + The caches associativity indexing: 0 for direct mapped, |
---|
| 158 | + non-zero if indexed. |
---|
| 159 | + |
---|
| 160 | +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/line_size |
---|
| 161 | +Date: December 2018 |
---|
| 162 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 163 | +Description: |
---|
| 164 | + The number of bytes accessed from the next cache level on a |
---|
| 165 | + cache miss. |
---|
| 166 | + |
---|
| 167 | +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/size |
---|
| 168 | +Date: December 2018 |
---|
| 169 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 170 | +Description: |
---|
| 171 | + The size of this memory side cache in bytes. |
---|
| 172 | + |
---|
| 173 | +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/write_policy |
---|
| 174 | +Date: December 2018 |
---|
| 175 | +Contact: Keith Busch <keith.busch@intel.com> |
---|
| 176 | +Description: |
---|
| 177 | + The cache write policy: 0 for write-back, 1 for write-through, |
---|
| 178 | + other or unknown. |
---|