.. | .. |
---|
98 | 98 | # 8xx specific questions. |
---|
99 | 99 | comment "Generic MPC8xx Options" |
---|
100 | 100 | |
---|
101 | | -config 8xx_COPYBACK |
---|
102 | | - bool "Copy-Back Data Cache (else Writethrough)" |
---|
103 | | - help |
---|
104 | | - Saying Y here will cause the cache on an MPC8xx processor to be used |
---|
105 | | - in Copy-Back mode. If you say N here, it is used in Writethrough |
---|
106 | | - mode. |
---|
107 | | - |
---|
108 | | - If in doubt, say Y here. |
---|
109 | | - |
---|
110 | 101 | config 8xx_GPIO |
---|
111 | 102 | bool "GPIO API Support" |
---|
112 | 103 | select GPIOLIB |
---|
.. | .. |
---|
157 | 148 | help |
---|
158 | 149 | Help not implemented yet, coming soon. |
---|
159 | 150 | |
---|
| 151 | +config SMC_UCODE_PATCH |
---|
| 152 | + bool "SMC relocation patch" |
---|
| 153 | + help |
---|
| 154 | + This microcode relocates SMC1 and SMC2 parameter RAMs at |
---|
| 155 | + offset 0x1ec0 and 0x1fc0 to allow extended parameter RAM |
---|
| 156 | + for SCC3 and SCC4. |
---|
| 157 | + |
---|
160 | 158 | endchoice |
---|
161 | 159 | |
---|
162 | 160 | config UCODE_PATCH |
---|
.. | .. |
---|
164 | 162 | default y |
---|
165 | 163 | depends on !NO_UCODE_PATCH |
---|
166 | 164 | |
---|
| 165 | +menu "8xx advanced setup" |
---|
| 166 | + depends on PPC_8xx |
---|
| 167 | + |
---|
| 168 | +config PIN_TLB |
---|
| 169 | + bool "Pinned Kernel TLBs" |
---|
| 170 | + depends on ADVANCED_OPTIONS |
---|
| 171 | + help |
---|
| 172 | + On the 8xx, we have 32 instruction TLBs and 32 data TLBs. In each |
---|
| 173 | + table 4 TLBs can be pinned. |
---|
| 174 | + |
---|
| 175 | + It reduces the amount of usable TLBs to 28 (ie by 12%). That's the |
---|
| 176 | + reason why we make it selectable. |
---|
| 177 | + |
---|
| 178 | + This option does nothing, it just activate the selection of what |
---|
| 179 | + to pin. |
---|
| 180 | + |
---|
| 181 | +config PIN_TLB_DATA |
---|
| 182 | + bool "Pinned TLB for DATA" |
---|
| 183 | + depends on PIN_TLB |
---|
| 184 | + default y |
---|
| 185 | + help |
---|
| 186 | + This pins the first 32 Mbytes of memory with 8M pages. |
---|
| 187 | + |
---|
| 188 | +config PIN_TLB_IMMR |
---|
| 189 | + bool "Pinned TLB for IMMR" |
---|
| 190 | + depends on PIN_TLB |
---|
| 191 | + default y |
---|
| 192 | + help |
---|
| 193 | + This pins the IMMR area with a 512kbytes page. In case |
---|
| 194 | + CONFIG_PIN_TLB_DATA is also selected, it will reduce |
---|
| 195 | + CONFIG_PIN_TLB_DATA to 24 Mbytes. |
---|
| 196 | + |
---|
| 197 | +config PIN_TLB_TEXT |
---|
| 198 | + bool "Pinned TLB for TEXT" |
---|
| 199 | + depends on PIN_TLB |
---|
| 200 | + default y |
---|
| 201 | + help |
---|
| 202 | + This pins kernel text with 8M pages. |
---|
| 203 | + |
---|
| 204 | +endmenu |
---|
| 205 | + |
---|
167 | 206 | endmenu |
---|