hc
2023-12-11 1f93a7dfd1f8d5ff7a5c53246c7534fe2332d6f4
kernel/arch/arm64/boot/dts/xilinx/zynqmp-zcu106-revA.dts
....@@ -2,7 +2,7 @@
22 /*
33 * dts file for Xilinx ZynqMP ZCU106
44 *
5
- * (C) Copyright 2016, Xilinx, Inc.
5
+ * (C) Copyright 2016 - 2019, Xilinx, Inc.
66 *
77 * Michal Simek <michal.simek@xilinx.com>
88 */
....@@ -10,7 +10,7 @@
1010 /dts-v1/;
1111
1212 #include "zynqmp.dtsi"
13
-#include "zynqmp-clk.dtsi"
13
+#include "zynqmp-clk-ccf.dtsi"
1414 #include <dt-bindings/input/input.h>
1515 #include <dt-bindings/gpio/gpio.h>
1616
....@@ -46,7 +46,7 @@
4646 label = "sw19";
4747 gpios = <&gpio 22 GPIO_ACTIVE_HIGH>;
4848 linux,code = <KEY_DOWN>;
49
- gpio-key,wakeup;
49
+ wakeup-source;
5050 autorepeat;
5151 };
5252 };
....@@ -58,6 +58,79 @@
5858 gpios = <&gpio 23 GPIO_ACTIVE_HIGH>;
5959 linux,default-trigger = "heartbeat";
6060 };
61
+ };
62
+
63
+ ina226-u76 {
64
+ compatible = "iio-hwmon";
65
+ io-channels = <&u76 0>, <&u76 1>, <&u76 2>, <&u76 3>;
66
+ };
67
+ ina226-u77 {
68
+ compatible = "iio-hwmon";
69
+ io-channels = <&u77 0>, <&u77 1>, <&u77 2>, <&u77 3>;
70
+ };
71
+ ina226-u78 {
72
+ compatible = "iio-hwmon";
73
+ io-channels = <&u78 0>, <&u78 1>, <&u78 2>, <&u78 3>;
74
+ };
75
+ ina226-u87 {
76
+ compatible = "iio-hwmon";
77
+ io-channels = <&u87 0>, <&u87 1>, <&u87 2>, <&u87 3>;
78
+ };
79
+ ina226-u85 {
80
+ compatible = "iio-hwmon";
81
+ io-channels = <&u85 0>, <&u85 1>, <&u85 2>, <&u85 3>;
82
+ };
83
+ ina226-u86 {
84
+ compatible = "iio-hwmon";
85
+ io-channels = <&u86 0>, <&u86 1>, <&u86 2>, <&u86 3>;
86
+ };
87
+ ina226-u93 {
88
+ compatible = "iio-hwmon";
89
+ io-channels = <&u93 0>, <&u93 1>, <&u93 2>, <&u93 3>;
90
+ };
91
+ ina226-u88 {
92
+ compatible = "iio-hwmon";
93
+ io-channels = <&u88 0>, <&u88 1>, <&u88 2>, <&u88 3>;
94
+ };
95
+ ina226-u15 {
96
+ compatible = "iio-hwmon";
97
+ io-channels = <&u15 0>, <&u15 1>, <&u15 2>, <&u15 3>;
98
+ };
99
+ ina226-u92 {
100
+ compatible = "iio-hwmon";
101
+ io-channels = <&u92 0>, <&u92 1>, <&u92 2>, <&u92 3>;
102
+ };
103
+ ina226-u79 {
104
+ compatible = "iio-hwmon";
105
+ io-channels = <&u79 0>, <&u79 1>, <&u79 2>, <&u79 3>;
106
+ };
107
+ ina226-u81 {
108
+ compatible = "iio-hwmon";
109
+ io-channels = <&u81 0>, <&u81 1>, <&u81 2>, <&u81 3>;
110
+ };
111
+ ina226-u80 {
112
+ compatible = "iio-hwmon";
113
+ io-channels = <&u80 0>, <&u80 1>, <&u80 2>, <&u80 3>;
114
+ };
115
+ ina226-u84 {
116
+ compatible = "iio-hwmon";
117
+ io-channels = <&u84 0>, <&u84 1>, <&u84 2>, <&u84 3>;
118
+ };
119
+ ina226-u16 {
120
+ compatible = "iio-hwmon";
121
+ io-channels = <&u16 0>, <&u16 1>, <&u16 2>, <&u16 3>;
122
+ };
123
+ ina226-u65 {
124
+ compatible = "iio-hwmon";
125
+ io-channels = <&u65 0>, <&u65 1>, <&u65 2>, <&u65 3>;
126
+ };
127
+ ina226-u74 {
128
+ compatible = "iio-hwmon";
129
+ io-channels = <&u74 0>, <&u74 1>, <&u74 2>, <&u74 3>;
130
+ };
131
+ ina226-u75 {
132
+ compatible = "iio-hwmon";
133
+ io-channels = <&u75 0>, <&u75 1>, <&u75 2>, <&u75 3>;
61134 };
62135 };
63136
....@@ -106,11 +179,12 @@
106179 status = "okay";
107180 phy-handle = <&phy0>;
108181 phy-mode = "rgmii-id";
109
- phy0: phy@c {
182
+ phy0: ethernet-phy@c {
110183 reg = <0xc>;
111184 ti,rx-internal-delay = <0x8>;
112185 ti,tx-internal-delay = <0xa>;
113186 ti,fifo-depth = <0x1>;
187
+ ti,dp83867-rxctrl-strap-quirk;
114188 };
115189 };
116190
....@@ -176,53 +250,73 @@
176250 #size-cells = <0>;
177251 reg = <0>;
178252 /* PS_PMBUS */
179
- ina226@40 { /* u76 */
253
+ u76: ina226@40 { /* u76 */
180254 compatible = "ti,ina226";
255
+ #io-channel-cells = <1>;
256
+ label = "ina226-u76";
181257 reg = <0x40>;
182258 shunt-resistor = <5000>;
183259 };
184
- ina226@41 { /* u77 */
260
+ u77: ina226@41 { /* u77 */
185261 compatible = "ti,ina226";
262
+ #io-channel-cells = <1>;
263
+ label = "ina226-u77";
186264 reg = <0x41>;
187265 shunt-resistor = <5000>;
188266 };
189
- ina226@42 { /* u78 */
267
+ u78: ina226@42 { /* u78 */
190268 compatible = "ti,ina226";
269
+ #io-channel-cells = <1>;
270
+ label = "ina226-u78";
191271 reg = <0x42>;
192272 shunt-resistor = <5000>;
193273 };
194
- ina226@43 { /* u87 */
274
+ u87: ina226@43 { /* u87 */
195275 compatible = "ti,ina226";
276
+ #io-channel-cells = <1>;
277
+ label = "ina226-u87";
196278 reg = <0x43>;
197279 shunt-resistor = <5000>;
198280 };
199
- ina226@44 { /* u85 */
281
+ u85: ina226@44 { /* u85 */
200282 compatible = "ti,ina226";
283
+ #io-channel-cells = <1>;
284
+ label = "ina226-u85";
201285 reg = <0x44>;
202286 shunt-resistor = <5000>;
203287 };
204
- ina226@45 { /* u86 */
288
+ u86: ina226@45 { /* u86 */
205289 compatible = "ti,ina226";
290
+ #io-channel-cells = <1>;
291
+ label = "ina226-u86";
206292 reg = <0x45>;
207293 shunt-resistor = <5000>;
208294 };
209
- ina226@46 { /* u93 */
295
+ u93: ina226@46 { /* u93 */
210296 compatible = "ti,ina226";
297
+ #io-channel-cells = <1>;
298
+ label = "ina226-u93";
211299 reg = <0x46>;
212300 shunt-resistor = <5000>;
213301 };
214
- ina226@47 { /* u88 */
302
+ u88: ina226@47 { /* u88 */
215303 compatible = "ti,ina226";
304
+ #io-channel-cells = <1>;
305
+ label = "ina226-u88";
216306 reg = <0x47>;
217307 shunt-resistor = <5000>;
218308 };
219
- ina226@4a { /* u15 */
309
+ u15: ina226@4a { /* u15 */
220310 compatible = "ti,ina226";
311
+ #io-channel-cells = <1>;
312
+ label = "ina226-u15";
221313 reg = <0x4a>;
222314 shunt-resistor = <5000>;
223315 };
224
- ina226@4b { /* u92 */
316
+ u92: ina226@4b { /* u92 */
225317 compatible = "ti,ina226";
318
+ #io-channel-cells = <1>;
319
+ label = "ina226-u92";
226320 reg = <0x4b>;
227321 shunt-resistor = <5000>;
228322 };
....@@ -232,43 +326,59 @@
232326 #size-cells = <0>;
233327 reg = <1>;
234328 /* PL_PMBUS */
235
- ina226@40 { /* u79 */
329
+ u79: ina226@40 { /* u79 */
236330 compatible = "ti,ina226";
331
+ #io-channel-cells = <1>;
332
+ label = "ina226-u79";
237333 reg = <0x40>;
238334 shunt-resistor = <2000>;
239335 };
240
- ina226@41 { /* u81 */
336
+ u81: ina226@41 { /* u81 */
241337 compatible = "ti,ina226";
338
+ #io-channel-cells = <1>;
339
+ label = "ina226-u81";
242340 reg = <0x41>;
243341 shunt-resistor = <5000>;
244342 };
245
- ina226@42 { /* u80 */
343
+ u80: ina226@42 { /* u80 */
246344 compatible = "ti,ina226";
345
+ #io-channel-cells = <1>;
346
+ label = "ina226-u80";
247347 reg = <0x42>;
248348 shunt-resistor = <5000>;
249349 };
250
- ina226@43 { /* u84 */
350
+ u84: ina226@43 { /* u84 */
251351 compatible = "ti,ina226";
352
+ #io-channel-cells = <1>;
353
+ label = "ina226-u84";
252354 reg = <0x43>;
253355 shunt-resistor = <5000>;
254356 };
255
- ina226@44 { /* u16 */
357
+ u16: ina226@44 { /* u16 */
256358 compatible = "ti,ina226";
359
+ #io-channel-cells = <1>;
360
+ label = "ina226-u16";
257361 reg = <0x44>;
258362 shunt-resistor = <5000>;
259363 };
260
- ina226@45 { /* u65 */
364
+ u65: ina226@45 { /* u65 */
261365 compatible = "ti,ina226";
366
+ #io-channel-cells = <1>;
367
+ label = "ina226-u65";
262368 reg = <0x45>;
263369 shunt-resistor = <5000>;
264370 };
265
- ina226@46 { /* u74 */
371
+ u74: ina226@46 { /* u74 */
266372 compatible = "ti,ina226";
373
+ #io-channel-cells = <1>;
374
+ label = "ina226-u74";
267375 reg = <0x46>;
268376 shunt-resistor = <5000>;
269377 };
270
- ina226@47 { /* u75 */
378
+ u75: ina226@47 { /* u75 */
271379 compatible = "ti,ina226";
380
+ #io-channel-cells = <1>;
381
+ label = "ina226-u75";
272382 reg = <0x47>;
273383 shunt-resistor = <5000>;
274384 };
....@@ -387,6 +497,7 @@
387497 temperature-stability = <50>;
388498 factory-fout = <300000000>;
389499 clock-frequency = <300000000>;
500
+ clock-output-names = "si570_user";
390501 };
391502 };
392503 i2c@3 {
....@@ -400,6 +511,7 @@
400511 temperature-stability = <50>; /* copy from zc702 */
401512 factory-fout = <156250000>;
402513 clock-frequency = <148500000>;
514
+ clock-output-names = "si570_mgt";
403515 };
404516 };
405517 i2c@4 {
....@@ -513,6 +625,7 @@
513625 /* ULPI SMSC USB3320 */
514626 &usb0 {
515627 status = "okay";
628
+ dr_mode = "host";
516629 };
517630
518631 &watchdog0 {