| .. | .. |
|---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-only */ |
|---|
| 1 | 2 | /* |
|---|
| 2 | 3 | * linux/arch/arm/mm/cache-v7m.S |
|---|
| 3 | 4 | * |
|---|
| .. | .. |
|---|
| 5 | 6 | * |
|---|
| 6 | 7 | * Copyright (C) 2001 Deep Blue Solutions Ltd. |
|---|
| 7 | 8 | * Copyright (C) 2005 ARM Ltd. |
|---|
| 8 | | - * |
|---|
| 9 | | - * This program is free software; you can redistribute it and/or modify |
|---|
| 10 | | - * it under the terms of the GNU General Public License version 2 as |
|---|
| 11 | | - * published by the Free Software Foundation. |
|---|
| 12 | 9 | * |
|---|
| 13 | 10 | * This is the "shell" of the ARMv7M processor support. |
|---|
| 14 | 11 | */ |
|---|
| .. | .. |
|---|
| 186 | 183 | and r1, r1, #7 @ mask of the bits for current cache only |
|---|
| 187 | 184 | cmp r1, #2 @ see what cache we have at this level |
|---|
| 188 | 185 | blt skip @ skip if no cache, or just i-cache |
|---|
| 189 | | -#ifdef CONFIG_PREEMPT |
|---|
| 186 | +#ifdef CONFIG_PREEMPTION |
|---|
| 190 | 187 | save_and_disable_irqs_notrace r9 @ make cssr&csidr read atomic |
|---|
| 191 | 188 | #endif |
|---|
| 192 | 189 | write_csselr r10, r1 @ set current cache level |
|---|
| 193 | 190 | isb @ isb to sych the new cssr&csidr |
|---|
| 194 | 191 | read_ccsidr r1 @ read the new csidr |
|---|
| 195 | | -#ifdef CONFIG_PREEMPT |
|---|
| 192 | +#ifdef CONFIG_PREEMPTION |
|---|
| 196 | 193 | restore_irqs_notrace r9 |
|---|
| 197 | 194 | #endif |
|---|
| 198 | 195 | and r2, r1, #7 @ extract the length of the cache lines |
|---|