.. | .. |
---|
38 | 38 | lio_pci_readq(oct, CN6XXX_CIU_SOFT_RST); |
---|
39 | 39 | lio_pci_writeq(oct, 1, CN6XXX_CIU_SOFT_RST); |
---|
40 | 40 | |
---|
41 | | - /* make sure that the reset is written before starting timer */ |
---|
42 | | - mmiowb(); |
---|
43 | | - |
---|
44 | 41 | /* Wait for 10ms as Octeon resets. */ |
---|
45 | 42 | mdelay(100); |
---|
46 | 43 | |
---|
.. | .. |
---|
487 | 484 | |
---|
488 | 485 | /* Disable Interrupts */ |
---|
489 | 486 | writeq(0, cn6xxx->intr_enb_reg64); |
---|
490 | | - |
---|
491 | | - /* make sure interrupts are really disabled */ |
---|
492 | | - mmiowb(); |
---|
493 | 487 | } |
---|
494 | 488 | |
---|
495 | 489 | static void lio_cn6xxx_get_pcie_qlmport(struct octeon_device *oct) |
---|
.. | .. |
---|
554 | 548 | value = octeon_read_csr(oct, reg); |
---|
555 | 549 | value &= ~(1 << oq_no); |
---|
556 | 550 | octeon_write_csr(oct, reg, value); |
---|
557 | | - |
---|
558 | | - /* Ensure that the enable register is written. |
---|
559 | | - */ |
---|
560 | | - mmiowb(); |
---|
561 | 551 | |
---|
562 | 552 | spin_unlock(&cn6xxx->lock_for_droq_int_enb_reg); |
---|
563 | 553 | } |
---|