| .. | .. |
|---|
| 69 | 69 | .startup_addr = omap5_secondary_startup, |
|---|
| 70 | 70 | }; |
|---|
| 71 | 71 | |
|---|
| 72 | | -static DEFINE_SPINLOCK(boot_lock); |
|---|
| 72 | +static DEFINE_RAW_SPINLOCK(boot_lock); |
|---|
| 73 | 73 | |
|---|
| 74 | 74 | void __iomem *omap4_get_scu_base(void) |
|---|
| 75 | 75 | { |
|---|
| .. | .. |
|---|
| 177 | 177 | /* |
|---|
| 178 | 178 | * Synchronise with the boot thread. |
|---|
| 179 | 179 | */ |
|---|
| 180 | | - spin_lock(&boot_lock); |
|---|
| 181 | | - spin_unlock(&boot_lock); |
|---|
| 180 | + raw_spin_lock(&boot_lock); |
|---|
| 181 | + raw_spin_unlock(&boot_lock); |
|---|
| 182 | 182 | } |
|---|
| 183 | 183 | |
|---|
| 184 | 184 | static int omap4_boot_secondary(unsigned int cpu, struct task_struct *idle) |
|---|
| .. | .. |
|---|
| 191 | 191 | * Set synchronisation state between this boot processor |
|---|
| 192 | 192 | * and the secondary one |
|---|
| 193 | 193 | */ |
|---|
| 194 | | - spin_lock(&boot_lock); |
|---|
| 194 | + raw_spin_lock(&boot_lock); |
|---|
| 195 | 195 | |
|---|
| 196 | 196 | /* |
|---|
| 197 | 197 | * Update the AuxCoreBoot0 with boot state for secondary core. |
|---|
| .. | .. |
|---|
| 270 | 270 | * Now the secondary core is starting up let it run its |
|---|
| 271 | 271 | * calibrations, then wait for it to finish |
|---|
| 272 | 272 | */ |
|---|
| 273 | | - spin_unlock(&boot_lock); |
|---|
| 273 | + raw_spin_unlock(&boot_lock); |
|---|
| 274 | 274 | |
|---|
| 275 | 275 | return 0; |
|---|
| 276 | 276 | } |
|---|