add at24 driver

hc

2023-11-06 15ade055295d13f95d49e3d99b09f3bbfb4a43e7

 kernel/arch/arm/mach-exynos/platsmp.c
..
..
@@ -239,7 +239,7 @@
239
239
 	sync_cache_w(&pen_release);
240
240
 }
241
241
 
242
-static DEFINE_SPINLOCK(boot_lock);
242
+static DEFINE_RAW_SPINLOCK(boot_lock);
243
243
 
244
244
 static void exynos_secondary_init(unsigned int cpu)
245
245
 {
..
..
@@ -252,8 +252,8 @@
252
252
 	/*
253
253
 	 * Synchronise with the boot thread.
254
254
 	 */
255
-	spin_lock(&boot_lock);
256
-	spin_unlock(&boot_lock);
255
+	raw_spin_lock(&boot_lock);
256
+	raw_spin_unlock(&boot_lock);
257
257
 }
258
258
 
259
259
 int exynos_set_boot_addr(u32 core_id, unsigned long boot_addr)
..
..
@@ -317,7 +317,7 @@
317
317
 	 * Set synchronisation state between this boot processor
318
318
 	 * and the secondary one
319
319
 	 */
320
-	spin_lock(&boot_lock);
320
+	raw_spin_lock(&boot_lock);
321
321
 
322
322
 	/*
323
323
 	 * The secondary processor is waiting to be released from
..
..
@@ -344,7 +344,7 @@
344
344
 
345
345
 		if (timeout == 0) {
346
346
 			printk(KERN_ERR "cpu1 power enable failed");
347
-			spin_unlock(&boot_lock);
347
+			raw_spin_unlock(&boot_lock);
348
348
 			return -ETIMEDOUT;
349
349
 		}
350
350
 	}
..
..
@@ -390,7 +390,7 @@
390
390
 	 * calibrations, then wait for it to finish
391
391
 	 */
392
392
 fail:
393
-	spin_unlock(&boot_lock);
393
+	raw_spin_unlock(&boot_lock);
394
394
 
395
395
 	return pen_release != -1 ? ret : 0;
396
396
 }