disable FB

hc

2024-01-04 1543e317f1da31b75942316931e8f491a8920811

 kernel/drivers/phy/rockchip/phy-rockchip-csi2-dphy-common.h
..
..
@@ -8,9 +8,23 @@
8
8
 #ifndef _PHY_ROCKCHIP_CSI2_DPHY_COMMON_H_
9
9
 #define _PHY_ROCKCHIP_CSI2_DPHY_COMMON_H_
10
10
 
11
+#include <linux/rk-camera-module.h>
12
+#include <linux/rkcif-config.h>
13
+
14
+#define PHY_MAX 16
15
+#define MAX_DEV_NAME_LEN 32
16
+
17
+#define MAX_SAMSUNG_PHY_NUM 2
18
+
19
+#define MAX_INNO_PHY_NUM 2
20
+
11
21
 /* add new chip id in tail by time order */
12
22
 enum csi2_dphy_chip_id {
13
23
 	CHIP_ID_RK3568 = 0x0,
24
+	CHIP_ID_RK3588 = 0x1,
25
+	CHIP_ID_RK3588_DCPHY = 0x2,
26
+	CHIP_ID_RV1106 = 0x3,
27
+	CHIP_ID_RK3562 = 0x4,
14
28
 };
15
29
 
16
30
 enum csi2_dphy_rx_pads {
..
..
@@ -46,11 +60,22 @@
46
60
 };
47
61
 
48
62
 struct csi2_dphy_hw;
63
+struct samsung_mipi_dcphy;
64
+
65
+struct dphy_drv_data {
66
+	const char dev_name[MAX_DEV_NAME_LEN];
67
+	enum csi2_dphy_chip_id chip_id;
68
+	char num_inno_phy;
69
+	char num_samsung_phy;
70
+};
49
71
 
50
72
 struct csi2_dphy {
51
73
 	struct device *dev;
52
74
 	struct list_head list;
53
75
 	struct csi2_dphy_hw *dphy_hw;
76
+	struct csi2_dphy_hw *dphy_hw_group[MAX_INNO_PHY_NUM];
77
+	struct samsung_mipi_dcphy *samsung_phy;
78
+	struct samsung_mipi_dcphy *samsung_phy_group[MAX_SAMSUNG_PHY_NUM];
54
79
 	struct v4l2_async_notifier notifier;
55
80
 	struct v4l2_subdev sd;
56
81
 	struct mutex mutex; /* lock for updating protection */
..
..
@@ -59,31 +84,39 @@
59
84
 	u64 data_rate_mbps;
60
85
 	int num_sensors;
61
86
 	int phy_index;
87
+	struct rkcif_csi_info csi_info;
88
+	void *phy_hw[RKMODULE_MULTI_DEV_NUM];
62
89
 	bool is_streaming;
63
-	enum csi2_dphy_lane_mode lane_mode;
90
+	int lane_mode;
91
+	const struct dphy_drv_data *drv_data;
92
+	struct rkmodule_csi_dphy_param dphy_param;
64
93
 };
65
94
 
66
95
 struct dphy_hw_drv_data {
67
-	const struct	clk_bulk_data *clks;
68
-	int num_clks;
69
96
 	const struct hsfreq_range *hsfreq_ranges;
70
97
 	int num_hsfreq_ranges;
98
+	const struct hsfreq_range *hsfreq_ranges_cphy;
99
+	int num_hsfreq_ranges_cphy;
71
100
 	const struct grf_reg *grf_regs;
72
-	const struct txrx_reg *txrx_regs;
101
+	int num_grf_regs;
73
102
 	const struct csi2dphy_reg *csi2dphy_regs;
103
+	int num_csi2dphy_regs;
74
104
 	void (*individual_init)(struct csi2_dphy_hw *hw);
105
+	int (*stream_on)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
106
+	int (*stream_off)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
75
107
 	enum csi2_dphy_chip_id chip_id;
76
108
 };
77
109
 
78
110
 struct csi2_dphy_hw {
79
111
 	struct device *dev;
80
112
 	struct regmap *regmap_grf;
113
+	struct regmap *regmap_sys_grf;
81
114
 	const struct grf_reg *grf_regs;
82
-	const struct txrx_reg *txrx_regs;
83
115
 	const struct csi2dphy_reg *csi2dphy_regs;
84
116
 	const struct dphy_hw_drv_data *drv_data;
85
117
 	void __iomem *hw_base_addr;
86
-	struct clk_bulk_data	*clks;
118
+	struct clk_bulk_data	*clks_bulk;
119
+	struct reset_control	*rsts_bulk;
87
120
 	struct csi2_dphy *dphy_dev[MAX_NUM_CSI2_DPHY];
88
121
 	struct v4l2_subdev sd;
89
122
 	struct mutex mutex; /* lock for updating protection */
..
..
@@ -95,8 +128,13 @@
95
128
 
96
129
 	int (*stream_on)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
97
130
 	int (*stream_off)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
131
+	int (*ttl_mode_enable)(struct csi2_dphy_hw *hw);
132
+	void (*ttl_mode_disable)(struct csi2_dphy_hw *hw);
133
+	int (*quick_stream_on)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
134
+	int (*quick_stream_off)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
98
135
 };
99
136
 
100
-extern struct platform_driver rockchip_csi2_dphy_driver;
137
+int rockchip_csi2_dphy_hw_init(void);
138
+int rockchip_csi2_dphy_init(void);
101
139
 
102
140
 #endif