.. | .. |
---|
159 | 159 | #define CLKID_VDEC_HEVC_DIV 155 |
---|
160 | 160 | #define CLKID_GEN_CLK_SEL 157 |
---|
161 | 161 | #define CLKID_GEN_CLK_DIV 158 |
---|
| 162 | +#define CLKID_FIXED_PLL_DCO 160 |
---|
| 163 | +#define CLKID_HDMI_PLL_DCO 161 |
---|
| 164 | +#define CLKID_HDMI_PLL_OD 162 |
---|
| 165 | +#define CLKID_HDMI_PLL_OD2 163 |
---|
| 166 | +#define CLKID_SYS_PLL_DCO 164 |
---|
| 167 | +#define CLKID_GP0_PLL_DCO 165 |
---|
| 168 | +#define CLKID_VID_PLL_SEL 167 |
---|
| 169 | +#define CLKID_VID_PLL_DIV 168 |
---|
| 170 | +#define CLKID_VCLK_SEL 169 |
---|
| 171 | +#define CLKID_VCLK2_SEL 170 |
---|
| 172 | +#define CLKID_VCLK_INPUT 171 |
---|
| 173 | +#define CLKID_VCLK2_INPUT 172 |
---|
| 174 | +#define CLKID_VCLK_DIV 173 |
---|
| 175 | +#define CLKID_VCLK2_DIV 174 |
---|
| 176 | +#define CLKID_VCLK_DIV2_EN 177 |
---|
| 177 | +#define CLKID_VCLK_DIV4_EN 178 |
---|
| 178 | +#define CLKID_VCLK_DIV6_EN 179 |
---|
| 179 | +#define CLKID_VCLK_DIV12_EN 180 |
---|
| 180 | +#define CLKID_VCLK2_DIV2_EN 181 |
---|
| 181 | +#define CLKID_VCLK2_DIV4_EN 182 |
---|
| 182 | +#define CLKID_VCLK2_DIV6_EN 183 |
---|
| 183 | +#define CLKID_VCLK2_DIV12_EN 184 |
---|
| 184 | +#define CLKID_CTS_ENCI_SEL 195 |
---|
| 185 | +#define CLKID_CTS_ENCP_SEL 196 |
---|
| 186 | +#define CLKID_CTS_VDAC_SEL 197 |
---|
| 187 | +#define CLKID_HDMI_TX_SEL 198 |
---|
| 188 | +#define CLKID_HDMI_SEL 203 |
---|
| 189 | +#define CLKID_HDMI_DIV 204 |
---|
162 | 190 | |
---|
163 | | -#define NR_CLKS 160 |
---|
| 191 | +#define NR_CLKS 207 |
---|
164 | 192 | |
---|
165 | 193 | /* include the CLKIDs that have been made part of the DT binding */ |
---|
166 | 194 | #include <dt-bindings/clock/gxbb-clkc.h> |
---|