forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-01-04 1543e317f1da31b75942316931e8f491a8920811 
 kernel/arch/arm64/include/asm/kvm_host.h
....@@ -1,3 +1,4 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
12 /*
23  * Copyright (C) 2012,2013 - ARM Ltd
34  * Author: Marc Zyngier <marc.zyngier@arm.com>
....@@ -5,31 +6,26 @@
56  * Derived from arch/arm/include/asm/kvm_host.h:
67  * Copyright (C) 2012 - Virtual Open Systems and Columbia University
78  * Author: Christoffer Dall <c.dall@virtualopensystems.com>
8
- *
9
- * This program is free software; you can redistribute it and/or modify
10
- * it under the terms of the GNU General Public License version 2 as
11
- * published by the Free Software Foundation.
12
- *
13
- * This program is distributed in the hope that it will be useful,
14
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
15
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
- * GNU General Public License for more details.
17
- *
18
- * You should have received a copy of the GNU General Public License
19
- * along with this program.  If not, see <http://www.gnu.org/licenses/>.
209  */
2110 
2211 #ifndef __ARM64_KVM_HOST_H__
2312 #define __ARM64_KVM_HOST_H__
2413 
14
+#include <linux/arm-smccc.h>
15
+#include <linux/bitmap.h>
2516 #include <linux/types.h>
17
+#include <linux/jump_label.h>
2618 #include <linux/kvm_types.h>
19
+#include <linux/percpu.h>
20
+#include <linux/psci.h>
21
+#include <asm/arch_gicv3.h>
22
+#include <asm/barrier.h>
2723 #include <asm/cpufeature.h>
24
+#include <asm/cputype.h>
2825 #include <asm/daifflags.h>
2926 #include <asm/fpsimd.h>
3027 #include <asm/kvm.h>
3128 #include <asm/kvm_asm.h>
32
-#include <asm/kvm_mmio.h>
3329 #include <asm/thread_info.h>
3430 
3531 #define __KVM_HAVE_ARCH_INTC_INITIALIZED
....@@ -43,33 +39,74 @@
4339 
4440 #define KVM_MAX_VCPUS VGIC_V3_MAX_CPUS
4541 
46
-#define KVM_VCPU_MAX_FEATURES 4
42
+#define KVM_VCPU_MAX_FEATURES 7
4743 
4844 #define KVM_REQ_SLEEP \
4945 	KVM_ARCH_REQ_FLAGS(0, KVM_REQUEST_WAIT | KVM_REQUEST_NO_WAKEUP)
5046 #define KVM_REQ_IRQ_PENDING	KVM_ARCH_REQ(1)
5147 #define KVM_REQ_VCPU_RESET	KVM_ARCH_REQ(2)
48
+#define KVM_REQ_RECORD_STEAL	KVM_ARCH_REQ(3)
49
+#define KVM_REQ_RELOAD_GICv4	KVM_ARCH_REQ(4)
50
+
51
+#define KVM_DIRTY_LOG_MANUAL_CAPS   (KVM_DIRTY_LOG_MANUAL_PROTECT_ENABLE | \
52
+				     KVM_DIRTY_LOG_INITIALLY_SET)
53
+
54
+/*
55
+ * Mode of operation configurable with kvm-arm.mode early param.
56
+ * See Documentation/admin-guide/kernel-parameters.txt for more information.
57
+ */
58
+enum kvm_mode {
59
+	KVM_MODE_DEFAULT,
60
+	KVM_MODE_PROTECTED,
61
+	KVM_MODE_NONE,
62
+};
63
+enum kvm_mode kvm_get_mode(void);
5264 
5365 DECLARE_STATIC_KEY_FALSE(userspace_irqchip_in_use);
5466 
67
+extern unsigned int kvm_sve_max_vl;
68
+int kvm_arm_init_sve(void);
69
+
5570 int __attribute_const__ kvm_target_cpu(void);
5671 int kvm_reset_vcpu(struct kvm_vcpu *vcpu);
57
-int kvm_arch_dev_ioctl_check_extension(struct kvm *kvm, long ext);
58
-void __extended_idmap_trampoline(phys_addr_t boot_pgd, phys_addr_t idmap_start);
72
+void kvm_arm_vcpu_destroy(struct kvm_vcpu *vcpu);
5973 
60
-struct kvm_arch {
74
+struct kvm_vmid {
6175 	/* The VMID generation used for the virt. memory system */
6276 	u64    vmid_gen;
6377 	u32    vmid;
78
+};
6479 
65
-	/* 1-level 2nd stage table, protected by kvm->mmu_lock */
66
-	pgd_t *pgd;
80
+struct kvm_s2_mmu {
81
+	struct kvm_vmid vmid;
6782 
68
-	/* VTTBR value associated with above pgd and vmid */
69
-	u64    vttbr;
83
+	/*
84
+	 * stage2 entry level table
85
+	 *
86
+	 * Two kvm_s2_mmu structures in the same VM can point to the same
87
+	 * pgd here.  This happens when running a guest using a
88
+	 * translation regime that isn't affected by its own stage-2
89
+	 * translation, such as a non-VHE hypervisor running at vEL2, or
90
+	 * for vEL1/EL0 with vHCR_EL2.VM == 0.  In that case, we use the
91
+	 * canonical stage-2 page tables.
92
+	 */
93
+	phys_addr_t	pgd_phys;
94
+	struct kvm_pgtable *pgt;
7095 
7196 	/* The last vcpu id that ran on each physical CPU */
7297 	int __percpu *last_vcpu_ran;
98
+
99
+	struct kvm_arch *arch;
100
+};
101
+
102
+struct kvm_arch_memory_slot {
103
+};
104
+
105
+struct kvm_arch {
106
+	struct kvm_s2_mmu mmu;
107
+
108
+	/* VTCR_EL2 value for this VM */
109
+	u64    vtcr;
73110 
74111 	/* The maximum number of vCPUs depends on the used GIC model */
75112 	int max_vcpus;
....@@ -79,17 +116,24 @@
79116 
80117 	/* Mandated version of PSCI */
81118 	u32 psci_version;
82
-};
83119 
84
-#define KVM_NR_MEM_OBJS     40
120
+	/*
121
+	 * If we encounter a data abort without valid instruction syndrome
122
+	 * information, report this to user space.  User space can (and
123
+	 * should) opt in to this feature if KVM_CAP_ARM_NISV_TO_USER is
124
+	 * supported.
125
+	 */
126
+	bool return_nisv_io_abort_to_user;
85127 
86
-/*
87
- * We don't want allocation failures within the mmu code, so we preallocate
88
- * enough memory for a single page fault in a cache.
89
- */
90
-struct kvm_mmu_memory_cache {
91
-	int nobjs;
92
-	void *objects[KVM_NR_MEM_OBJS];
128
+	/*
129
+	 * VM-wide PMU filter, implemented as a bitmap and big enough for
130
+	 * up to 2^10 events (ARMv8.0) or 2^16 events (ARMv8.1+).
131
+	 */
132
+	unsigned long *pmu_filter;
133
+	unsigned int pmuver;
134
+
135
+	u8 pfr0_csv2;
136
+	u8 pfr0_csv3;
93137 };
94138 
95139 struct kvm_vcpu_fault_info {
....@@ -99,17 +143,14 @@
99143 	u64 disr_el1;		/* Deferred [SError] Status Register */
100144 };
101145 
102
-/*
103
- * 0 is reserved as an invalid value.
104
- * Order should be kept in sync with the save/restore code.
105
- */
106146 enum vcpu_sysreg {
107
-	__INVALID_SYSREG__,
147
+	__INVALID_SYSREG__,   /* 0 is reserved as an invalid value */
108148 	MPIDR_EL1,	/* MultiProcessor Affinity Register */
109149 	CSSELR_EL1,	/* Cache Size Selection Register */
110150 	SCTLR_EL1,	/* System Control Register */
111151 	ACTLR_EL1,	/* Auxiliary Control Register */
112152 	CPACR_EL1,	/* Coprocessor Access Control */
153
+	ZCR_EL1,	/* SVE Control */
113154 	TTBR0_EL1,	/* Translation Table Base Register 0 */
114155 	TTBR1_EL1,	/* Translation Table Base Register 1 */
115156 	TCR_EL1,	/* Translation Control Register */
....@@ -145,6 +186,28 @@
145186 	PMSWINC_EL0,	/* Software Increment Register */
146187 	PMUSERENR_EL0,	/* User Enable Register */
147188 
189
+	/* Pointer Authentication Registers in a strict increasing order. */
190
+	APIAKEYLO_EL1,
191
+	APIAKEYHI_EL1,
192
+	APIBKEYLO_EL1,
193
+	APIBKEYHI_EL1,
194
+	APDAKEYLO_EL1,
195
+	APDAKEYHI_EL1,
196
+	APDBKEYLO_EL1,
197
+	APDBKEYHI_EL1,
198
+	APGAKEYLO_EL1,
199
+	APGAKEYHI_EL1,
200
+
201
+	ELR_EL1,
202
+	SP_EL1,
203
+	SPSR_EL1,
204
+
205
+	CNTVOFF_EL2,
206
+	CNTV_CVAL_EL0,
207
+	CNTV_CTL_EL0,
208
+	CNTP_CVAL_EL0,
209
+	CNTP_CTL_EL0,
210
+
148211 	/* 32bit specific registers. Keep them at the end of the range */
149212 	DACR32_EL2,	/* Domain Access Control Register */
150213 	IFSR32_EL2,	/* Instruction Fault Status Register */
....@@ -154,60 +217,52 @@
154217 	NR_SYS_REGS	/* Nothing after this line! */
155218 };
156219 
157
-/* 32bit mapping */
158
-#define c0_MPIDR	(MPIDR_EL1 * 2)	/* MultiProcessor ID Register */
159
-#define c0_CSSELR	(CSSELR_EL1 * 2)/* Cache Size Selection Register */
160
-#define c1_SCTLR	(SCTLR_EL1 * 2)	/* System Control Register */
161
-#define c1_ACTLR	(ACTLR_EL1 * 2)	/* Auxiliary Control Register */
162
-#define c1_CPACR	(CPACR_EL1 * 2)	/* Coprocessor Access Control */
163
-#define c2_TTBR0	(TTBR0_EL1 * 2)	/* Translation Table Base Register 0 */
164
-#define c2_TTBR0_high	(c2_TTBR0 + 1)	/* TTBR0 top 32 bits */
165
-#define c2_TTBR1	(TTBR1_EL1 * 2)	/* Translation Table Base Register 1 */
166
-#define c2_TTBR1_high	(c2_TTBR1 + 1)	/* TTBR1 top 32 bits */
167
-#define c2_TTBCR	(TCR_EL1 * 2)	/* Translation Table Base Control R. */
168
-#define c2_TTBCR2	(c2_TTBCR + 1)	/* Translation Table Base Control R. 2 */
169
-#define c3_DACR		(DACR32_EL2 * 2)/* Domain Access Control Register */
170
-#define c5_DFSR		(ESR_EL1 * 2)	/* Data Fault Status Register */
171
-#define c5_IFSR		(IFSR32_EL2 * 2)/* Instruction Fault Status Register */
172
-#define c5_ADFSR	(AFSR0_EL1 * 2)	/* Auxiliary Data Fault Status R */
173
-#define c5_AIFSR	(AFSR1_EL1 * 2)	/* Auxiliary Instr Fault Status R */
174
-#define c6_DFAR		(FAR_EL1 * 2)	/* Data Fault Address Register */
175
-#define c6_IFAR		(c6_DFAR + 1)	/* Instruction Fault Address Register */
176
-#define c7_PAR		(PAR_EL1 * 2)	/* Physical Address Register */
177
-#define c7_PAR_high	(c7_PAR + 1)	/* PAR top 32 bits */
178
-#define c10_PRRR	(MAIR_EL1 * 2)	/* Primary Region Remap Register */
179
-#define c10_NMRR	(c10_PRRR + 1)	/* Normal Memory Remap Register */
180
-#define c12_VBAR	(VBAR_EL1 * 2)	/* Vector Base Address Register */
181
-#define c13_CID		(CONTEXTIDR_EL1 * 2)	/* Context ID Register */
182
-#define c13_TID_URW	(TPIDR_EL0 * 2)	/* Thread ID, User R/W */
183
-#define c13_TID_URO	(TPIDRRO_EL0 * 2)/* Thread ID, User R/O */
184
-#define c13_TID_PRIV	(TPIDR_EL1 * 2)	/* Thread ID, Privileged */
185
-#define c10_AMAIR0	(AMAIR_EL1 * 2)	/* Aux Memory Attr Indirection Reg */
186
-#define c10_AMAIR1	(c10_AMAIR0 + 1)/* Aux Memory Attr Indirection Reg */
187
-#define c14_CNTKCTL	(CNTKCTL_EL1 * 2) /* Timer Control Register (PL1) */
188
-
189
-#define cp14_DBGDSCRext	(MDSCR_EL1 * 2)
190
-#define cp14_DBGBCR0	(DBGBCR0_EL1 * 2)
191
-#define cp14_DBGBVR0	(DBGBVR0_EL1 * 2)
192
-#define cp14_DBGBXVR0	(cp14_DBGBVR0 + 1)
193
-#define cp14_DBGWCR0	(DBGWCR0_EL1 * 2)
194
-#define cp14_DBGWVR0	(DBGWVR0_EL1 * 2)
195
-#define cp14_DBGDCCINT	(MDCCINT_EL1 * 2)
196
-#define cp14_DBGVCR	(DBGVCR32_EL2 * 2)
197
-
198
-#define NR_COPRO_REGS	(NR_SYS_REGS * 2)
199
-
200220 struct kvm_cpu_context {
201
-	struct kvm_regs	gp_regs;
202
-	union {
203
-		u64 sys_regs[NR_SYS_REGS];
204
-		u32 copro[NR_COPRO_REGS];
205
-	};
221
+	struct user_pt_regs regs;	/* sp = sp_el0 */
222
+
223
+	u64	spsr_abt;
224
+	u64	spsr_und;
225
+	u64	spsr_irq;
226
+	u64	spsr_fiq;
227
+
228
+	struct user_fpsimd_state fp_regs;
229
+
230
+	u64 sys_regs[NR_SYS_REGS];
206231 
207232 	struct kvm_vcpu *__hyp_running_vcpu;
208233 };
209234 
210
-typedef struct kvm_cpu_context kvm_cpu_context_t;
235
+struct kvm_pmu_events {
236
+	u32 events_host;
237
+	u32 events_guest;
238
+};
239
+
240
+struct kvm_host_data {
241
+	struct kvm_cpu_context host_ctxt;
242
+	struct kvm_pmu_events pmu_events;
243
+};
244
+
245
+struct kvm_host_psci_config {
246
+	/* PSCI version used by host. */
247
+	u32 version;
248
+
249
+	/* Function IDs used by host if version is v0.1. */
250
+	struct psci_0_1_function_ids function_ids_0_1;
251
+
252
+	bool psci_0_1_cpu_suspend_implemented;
253
+	bool psci_0_1_cpu_on_implemented;
254
+	bool psci_0_1_cpu_off_implemented;
255
+	bool psci_0_1_migrate_implemented;
256
+};
257
+
258
+extern struct kvm_host_psci_config kvm_nvhe_sym(kvm_host_psci_config);
259
+#define kvm_host_psci_config CHOOSE_NVHE_SYM(kvm_host_psci_config)
260
+
261
+extern s64 kvm_nvhe_sym(hyp_physvirt_offset);
262
+#define hyp_physvirt_offset CHOOSE_NVHE_SYM(hyp_physvirt_offset)
263
+
264
+extern u64 kvm_nvhe_sym(hyp_cpu_logical_map)[NR_CPUS];
265
+#define hyp_cpu_logical_map CHOOSE_NVHE_SYM(hyp_cpu_logical_map)
211266 
212267 struct vcpu_reset_state {
213268 	unsigned long	pc;
....@@ -218,6 +273,11 @@
218273 
219274 struct kvm_vcpu_arch {
220275 	struct kvm_cpu_context ctxt;
276
+	void *sve_state;
277
+	unsigned int sve_max_vl;
278
+
279
+	/* Stage 2 paging state used by the hardware on next switch */
280
+	struct kvm_s2_mmu *hw_mmu;
221281 
222282 	/* HYP configuration */
223283 	u64 hcr_el2;
....@@ -249,9 +309,6 @@
249309 	struct kvm_guest_debug_arch vcpu_debug_state;
250310 	struct kvm_guest_debug_arch external_debug_state;
251311 
252
-	/* Pointer to host CPU context */
253
-	kvm_cpu_context_t *host_cpu_context;
254
-
255312 	struct thread_info *host_thread_info;	/* hyp VA */
256313 	struct user_fpsimd_state *host_fpsimd_state;	/* hyp VA */
257314 
....@@ -260,6 +317,8 @@
260317 		struct kvm_guest_debug_arch regs;
261318 		/* Statistical profiling extension */
262319 		u64 pmscr_el1;
320
+		/* Self-hosted trace */
321
+		u64 trfcr_el1;
263322 	} host_debug_state;
264323 
265324 	/* VGIC state */
....@@ -289,9 +348,6 @@
289348 	/* Don't run the guest (internal implementation need) */
290349 	bool pause;
291350 
292
-	/* IO related fields */
293
-	struct kvm_decode mmio_decode;
294
-
295351 	/* Cache some mmu pages needed inside spinlock regions */
296352 	struct kvm_mmu_memory_cache mmu_page_cache;
297353 
....@@ -309,9 +365,35 @@
309365 	struct vcpu_reset_state	reset_state;
310366 
311367 	/* True when deferrable sysregs are loaded on the physical CPU,
312
-	 * see kvm_vcpu_load_sysregs and kvm_vcpu_put_sysregs. */
368
+	 * see kvm_vcpu_load_sysregs_vhe and kvm_vcpu_put_sysregs_vhe. */
313369 	bool sysregs_loaded_on_cpu;
370
+
371
+	/* Guest PV state */
372
+	struct {
373
+		u64 last_steal;
374
+		gpa_t base;
375
+	} steal;
314376 };
377
+
378
+/* Pointer to the vcpu's SVE FFR for sve_{save,load}_state() */
379
+#define vcpu_sve_pffr(vcpu) (kern_hyp_va((vcpu)->arch.sve_state) +	\
380
+			     sve_ffr_offset((vcpu)->arch.sve_max_vl))
381
+
382
+#define vcpu_sve_max_vq(vcpu)	sve_vq_from_vl((vcpu)->arch.sve_max_vl)
383
+
384
+#define vcpu_sve_state_size(vcpu) ({					\
385
+	size_t __size_ret;						\
386
+	unsigned int __vcpu_vq;						\
387
+									\
388
+	if (WARN_ON(!sve_vl_valid((vcpu)->arch.sve_max_vl))) {		\
389
+		__size_ret = 0;						\
390
+	} else {							\
391
+		__vcpu_vq = vcpu_sve_max_vq(vcpu);			\
392
+		__size_ret = SVE_SIG_REGS_SIZE(__vcpu_vq);		\
393
+	}								\
394
+									\
395
+	__size_ret;							\
396
+})
315397 
316398 /* vcpu_arch flags field values: */
317399 #define KVM_ARM64_DEBUG_DIRTY		(1 << 0)
....@@ -319,28 +401,157 @@
319401 #define KVM_ARM64_FP_HOST		(1 << 2) /* host FP regs loaded */
320402 #define KVM_ARM64_HOST_SVE_IN_USE	(1 << 3) /* backup for host TIF_SVE */
321403 #define KVM_ARM64_HOST_SVE_ENABLED	(1 << 4) /* SVE enabled for EL0 */
322
-
323
-#define vcpu_gp_regs(v)		(&(v)->arch.ctxt.gp_regs)
404
+#define KVM_ARM64_GUEST_HAS_SVE		(1 << 5) /* SVE exposed to guest */
405
+#define KVM_ARM64_VCPU_SVE_FINALIZED	(1 << 6) /* SVE config completed */
406
+#define KVM_ARM64_GUEST_HAS_PTRAUTH	(1 << 7) /* PTRAUTH exposed to guest */
407
+#define KVM_ARM64_PENDING_EXCEPTION	(1 << 8) /* Exception pending */
408
+#define KVM_ARM64_EXCEPT_MASK		(7 << 9) /* Target EL/MODE */
409
+#define KVM_ARM64_DEBUG_STATE_SAVE_SPE	(1 << 12) /* Save SPE context if active  */
410
+#define KVM_ARM64_DEBUG_STATE_SAVE_TRBE	(1 << 13) /* Save TRBE context if active  */
324411 
325412 /*
326
- * Only use __vcpu_sys_reg if you know you want the memory backed version of a
327
- * register, and not the one most recently accessed by a running VCPU.  For
328
- * example, for userspace access or for system registers that are never context
329
- * switched, but only emulated.
413
+ * When KVM_ARM64_PENDING_EXCEPTION is set, KVM_ARM64_EXCEPT_MASK can
414
+ * take the following values:
415
+ *
416
+ * For AArch32 EL1:
330417  */
331
-#define __vcpu_sys_reg(v,r)	((v)->arch.ctxt.sys_regs[(r)])
418
+#define KVM_ARM64_EXCEPT_AA32_UND	(0 << 9)
419
+#define KVM_ARM64_EXCEPT_AA32_IABT	(1 << 9)
420
+#define KVM_ARM64_EXCEPT_AA32_DABT	(2 << 9)
421
+/* For AArch64: */
422
+#define KVM_ARM64_EXCEPT_AA64_ELx_SYNC	(0 << 9)
423
+#define KVM_ARM64_EXCEPT_AA64_ELx_IRQ	(1 << 9)
424
+#define KVM_ARM64_EXCEPT_AA64_ELx_FIQ	(2 << 9)
425
+#define KVM_ARM64_EXCEPT_AA64_ELx_SERR	(3 << 9)
426
+#define KVM_ARM64_EXCEPT_AA64_EL1	(0 << 11)
427
+#define KVM_ARM64_EXCEPT_AA64_EL2	(1 << 11)
332428 
333
-u64 vcpu_read_sys_reg(struct kvm_vcpu *vcpu, int reg);
429
+/*
430
+ * Overlaps with KVM_ARM64_EXCEPT_MASK on purpose so that it can't be
431
+ * set together with an exception...
432
+ */
433
+#define KVM_ARM64_INCREMENT_PC		(1 << 9) /* Increment PC */
434
+
435
+#define vcpu_has_sve(vcpu) (system_supports_sve() &&			\
436
+			    ((vcpu)->arch.flags & KVM_ARM64_GUEST_HAS_SVE))
437
+
438
+#ifdef CONFIG_ARM64_PTR_AUTH
439
+#define vcpu_has_ptrauth(vcpu)						\
440
+	((cpus_have_final_cap(ARM64_HAS_ADDRESS_AUTH) ||		\
441
+	  cpus_have_final_cap(ARM64_HAS_GENERIC_AUTH)) &&		\
442
+	 (vcpu)->arch.flags & KVM_ARM64_GUEST_HAS_PTRAUTH)
443
+#else
444
+#define vcpu_has_ptrauth(vcpu)		false
445
+#endif
446
+
447
+#define vcpu_gp_regs(v)		(&(v)->arch.ctxt.regs)
448
+
449
+/*
450
+ * Only use __vcpu_sys_reg/ctxt_sys_reg if you know you want the
451
+ * memory backed version of a register, and not the one most recently
452
+ * accessed by a running VCPU.  For example, for userspace access or
453
+ * for system registers that are never context switched, but only
454
+ * emulated.
455
+ */
456
+#define __ctxt_sys_reg(c,r)	(&(c)->sys_regs[(r)])
457
+
458
+#define ctxt_sys_reg(c,r)	(*__ctxt_sys_reg(c,r))
459
+
460
+#define __vcpu_sys_reg(v,r)	(ctxt_sys_reg(&(v)->arch.ctxt, (r)))
461
+
462
+u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg);
334463 void vcpu_write_sys_reg(struct kvm_vcpu *vcpu, u64 val, int reg);
335464 
336
-/*
337
- * CP14 and CP15 live in the same array, as they are backed by the
338
- * same system registers.
339
- */
340
-#define CPx_BIAS		IS_ENABLED(CONFIG_CPU_BIG_ENDIAN)
465
+static inline bool __vcpu_read_sys_reg_from_cpu(int reg, u64 *val)
466
+{
467
+	/*
468
+	 * *** VHE ONLY ***
469
+	 *
470
+	 * System registers listed in the switch are not saved on every
471
+	 * exit from the guest but are only saved on vcpu_put.
472
+	 *
473
+	 * Note that MPIDR_EL1 for the guest is set by KVM via VMPIDR_EL2 but
474
+	 * should never be listed below, because the guest cannot modify its
475
+	 * own MPIDR_EL1 and MPIDR_EL1 is accessed for VCPU A from VCPU B's
476
+	 * thread when emulating cross-VCPU communication.
477
+	 */
478
+	if (!has_vhe())
479
+		return false;
341480 
342
-#define vcpu_cp14(v,r)		((v)->arch.ctxt.copro[(r) ^ CPx_BIAS])
343
-#define vcpu_cp15(v,r)		((v)->arch.ctxt.copro[(r) ^ CPx_BIAS])
481
+	switch (reg) {
482
+	case CSSELR_EL1:	*val = read_sysreg_s(SYS_CSSELR_EL1);	break;
483
+	case SCTLR_EL1:		*val = read_sysreg_s(SYS_SCTLR_EL12);	break;
484
+	case CPACR_EL1:		*val = read_sysreg_s(SYS_CPACR_EL12);	break;
485
+	case TTBR0_EL1:		*val = read_sysreg_s(SYS_TTBR0_EL12);	break;
486
+	case TTBR1_EL1:		*val = read_sysreg_s(SYS_TTBR1_EL12);	break;
487
+	case TCR_EL1:		*val = read_sysreg_s(SYS_TCR_EL12);	break;
488
+	case ESR_EL1:		*val = read_sysreg_s(SYS_ESR_EL12);	break;
489
+	case AFSR0_EL1:		*val = read_sysreg_s(SYS_AFSR0_EL12);	break;
490
+	case AFSR1_EL1:		*val = read_sysreg_s(SYS_AFSR1_EL12);	break;
491
+	case FAR_EL1:		*val = read_sysreg_s(SYS_FAR_EL12);	break;
492
+	case MAIR_EL1:		*val = read_sysreg_s(SYS_MAIR_EL12);	break;
493
+	case VBAR_EL1:		*val = read_sysreg_s(SYS_VBAR_EL12);	break;
494
+	case CONTEXTIDR_EL1:	*val = read_sysreg_s(SYS_CONTEXTIDR_EL12);break;
495
+	case TPIDR_EL0:		*val = read_sysreg_s(SYS_TPIDR_EL0);	break;
496
+	case TPIDRRO_EL0:	*val = read_sysreg_s(SYS_TPIDRRO_EL0);	break;
497
+	case TPIDR_EL1:		*val = read_sysreg_s(SYS_TPIDR_EL1);	break;
498
+	case AMAIR_EL1:		*val = read_sysreg_s(SYS_AMAIR_EL12);	break;
499
+	case CNTKCTL_EL1:	*val = read_sysreg_s(SYS_CNTKCTL_EL12);	break;
500
+	case ELR_EL1:		*val = read_sysreg_s(SYS_ELR_EL12);	break;
501
+	case PAR_EL1:		*val = read_sysreg_par();		break;
502
+	case DACR32_EL2:	*val = read_sysreg_s(SYS_DACR32_EL2);	break;
503
+	case IFSR32_EL2:	*val = read_sysreg_s(SYS_IFSR32_EL2);	break;
504
+	case DBGVCR32_EL2:	*val = read_sysreg_s(SYS_DBGVCR32_EL2);	break;
505
+	default:		return false;
506
+	}
507
+
508
+	return true;
509
+}
510
+
511
+static inline bool __vcpu_write_sys_reg_to_cpu(u64 val, int reg)
512
+{
513
+	/*
514
+	 * *** VHE ONLY ***
515
+	 *
516
+	 * System registers listed in the switch are not restored on every
517
+	 * entry to the guest but are only restored on vcpu_load.
518
+	 *
519
+	 * Note that MPIDR_EL1 for the guest is set by KVM via VMPIDR_EL2 but
520
+	 * should never be listed below, because the MPIDR should only be set
521
+	 * once, before running the VCPU, and never changed later.
522
+	 */
523
+	if (!has_vhe())
524
+		return false;
525
+
526
+	switch (reg) {
527
+	case CSSELR_EL1:	write_sysreg_s(val, SYS_CSSELR_EL1);	break;
528
+	case SCTLR_EL1:		write_sysreg_s(val, SYS_SCTLR_EL12);	break;
529
+	case CPACR_EL1:		write_sysreg_s(val, SYS_CPACR_EL12);	break;
530
+	case TTBR0_EL1:		write_sysreg_s(val, SYS_TTBR0_EL12);	break;
531
+	case TTBR1_EL1:		write_sysreg_s(val, SYS_TTBR1_EL12);	break;
532
+	case TCR_EL1:		write_sysreg_s(val, SYS_TCR_EL12);	break;
533
+	case ESR_EL1:		write_sysreg_s(val, SYS_ESR_EL12);	break;
534
+	case AFSR0_EL1:		write_sysreg_s(val, SYS_AFSR0_EL12);	break;
535
+	case AFSR1_EL1:		write_sysreg_s(val, SYS_AFSR1_EL12);	break;
536
+	case FAR_EL1:		write_sysreg_s(val, SYS_FAR_EL12);	break;
537
+	case MAIR_EL1:		write_sysreg_s(val, SYS_MAIR_EL12);	break;
538
+	case VBAR_EL1:		write_sysreg_s(val, SYS_VBAR_EL12);	break;
539
+	case CONTEXTIDR_EL1:	write_sysreg_s(val, SYS_CONTEXTIDR_EL12);break;
540
+	case TPIDR_EL0:		write_sysreg_s(val, SYS_TPIDR_EL0);	break;
541
+	case TPIDRRO_EL0:	write_sysreg_s(val, SYS_TPIDRRO_EL0);	break;
542
+	case TPIDR_EL1:		write_sysreg_s(val, SYS_TPIDR_EL1);	break;
543
+	case AMAIR_EL1:		write_sysreg_s(val, SYS_AMAIR_EL12);	break;
544
+	case CNTKCTL_EL1:	write_sysreg_s(val, SYS_CNTKCTL_EL12);	break;
545
+	case ELR_EL1:		write_sysreg_s(val, SYS_ELR_EL12);	break;
546
+	case PAR_EL1:		write_sysreg_s(val, SYS_PAR_EL1);	break;
547
+	case DACR32_EL2:	write_sysreg_s(val, SYS_DACR32_EL2);	break;
548
+	case IFSR32_EL2:	write_sysreg_s(val, SYS_IFSR32_EL2);	break;
549
+	case DBGVCR32_EL2:	write_sysreg_s(val, SYS_DBGVCR32_EL2);	break;
550
+	default:		return false;
551
+	}
552
+
553
+	return true;
554
+}
344555 
345556 struct kvm_vm_stat {
346557 	ulong remote_tlb_flush;
....@@ -349,6 +560,8 @@
349560 struct kvm_vcpu_stat {
350561 	u64 halt_successful_poll;
351562 	u64 halt_attempted_poll;
563
+	u64 halt_poll_success_ns;
564
+	u64 halt_poll_fail_ns;
352565 	u64 halt_poll_invalid;
353566 	u64 halt_wakeup;
354567 	u64 hvc_exit_stat;
....@@ -364,6 +577,12 @@
364577 int kvm_arm_copy_reg_indices(struct kvm_vcpu *vcpu, u64 __user *indices);
365578 int kvm_arm_get_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *reg);
366579 int kvm_arm_set_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *reg);
580
+
581
+unsigned long kvm_arm_num_sys_reg_descs(struct kvm_vcpu *vcpu);
582
+int kvm_arm_copy_sys_reg_indices(struct kvm_vcpu *vcpu, u64 __user *uindices);
583
+int kvm_arm_sys_reg_get_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *);
584
+int kvm_arm_sys_reg_set_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *);
585
+
367586 int __kvm_arm_vcpu_get_events(struct kvm_vcpu *vcpu,
368587 			      struct kvm_vcpu_events *events);
369588 
....@@ -372,85 +591,130 @@
372591 
373592 #define KVM_ARCH_WANT_MMU_NOTIFIER
374593 int kvm_unmap_hva_range(struct kvm *kvm,
375
-			unsigned long start, unsigned long end, bool blockable);
376
-void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
594
+			unsigned long start, unsigned long end, unsigned flags);
595
+int kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
377596 int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end);
378597 int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
379598 
380
-struct kvm_vcpu *kvm_arm_get_running_vcpu(void);
381
-struct kvm_vcpu * __percpu *kvm_get_running_vcpus(void);
382599 void kvm_arm_halt_guest(struct kvm *kvm);
383600 void kvm_arm_resume_guest(struct kvm *kvm);
384601 
385
-u64 __kvm_call_hyp(void *hypfn, ...);
386
-#define kvm_call_hyp(f, ...) __kvm_call_hyp(kvm_ksym_ref(f), ##__VA_ARGS__)
602
+#ifndef __KVM_NVHE_HYPERVISOR__
603
+#define kvm_call_hyp_nvhe(f, ...)						\
604
+	({								\
605
+		struct arm_smccc_res res;				\
606
+									\
607
+		arm_smccc_1_1_hvc(KVM_HOST_SMCCC_FUNC(f),		\
608
+				  ##__VA_ARGS__, &res);			\
609
+		WARN_ON(res.a0 != SMCCC_RET_SUCCESS);			\
610
+									\
611
+		res.a1;							\
612
+	})
613
+
614
+/*
615
+ * The couple of isb() below are there to guarantee the same behaviour
616
+ * on VHE as on !VHE, where the eret to EL1 acts as a context
617
+ * synchronization event.
618
+ */
619
+#define kvm_call_hyp(f, ...)						\
620
+	do {								\
621
+		if (has_vhe()) {					\
622
+			f(__VA_ARGS__);					\
623
+			isb();						\
624
+		} else {						\
625
+			kvm_call_hyp_nvhe(f, ##__VA_ARGS__);		\
626
+		}							\
627
+	} while(0)
628
+
629
+#define kvm_call_hyp_ret(f, ...)					\
630
+	({								\
631
+		typeof(f(__VA_ARGS__)) ret;				\
632
+									\
633
+		if (has_vhe()) {					\
634
+			ret = f(__VA_ARGS__);				\
635
+			isb();						\
636
+		} else {						\
637
+			ret = kvm_call_hyp_nvhe(f, ##__VA_ARGS__);	\
638
+		}							\
639
+									\
640
+		ret;							\
641
+	})
642
+#else /* __KVM_NVHE_HYPERVISOR__ */
643
+#define kvm_call_hyp(f, ...) f(__VA_ARGS__)
644
+#define kvm_call_hyp_ret(f, ...) f(__VA_ARGS__)
645
+#define kvm_call_hyp_nvhe(f, ...) f(__VA_ARGS__)
646
+#endif /* __KVM_NVHE_HYPERVISOR__ */
387647 
388648 void force_vm_exit(const cpumask_t *mask);
389649 void kvm_mmu_wp_memory_region(struct kvm *kvm, int slot);
390650 
391
-int handle_exit(struct kvm_vcpu *vcpu, struct kvm_run *run,
392
-		int exception_index);
393
-void handle_exit_early(struct kvm_vcpu *vcpu, struct kvm_run *run,
394
-		       int exception_index);
651
+int handle_exit(struct kvm_vcpu *vcpu, int exception_index);
652
+void handle_exit_early(struct kvm_vcpu *vcpu, int exception_index);
653
+
654
+int kvm_handle_cp14_load_store(struct kvm_vcpu *vcpu);
655
+int kvm_handle_cp14_32(struct kvm_vcpu *vcpu);
656
+int kvm_handle_cp14_64(struct kvm_vcpu *vcpu);
657
+int kvm_handle_cp15_32(struct kvm_vcpu *vcpu);
658
+int kvm_handle_cp15_64(struct kvm_vcpu *vcpu);
659
+int kvm_handle_sys_reg(struct kvm_vcpu *vcpu);
660
+
661
+void kvm_reset_sys_regs(struct kvm_vcpu *vcpu);
662
+
663
+void kvm_sys_reg_table_init(void);
664
+
665
+/* MMIO helpers */
666
+void kvm_mmio_write_buf(void *buf, unsigned int len, unsigned long data);
667
+unsigned long kvm_mmio_read_buf(const void *buf, unsigned int len);
668
+
669
+int kvm_handle_mmio_return(struct kvm_vcpu *vcpu);
670
+int io_mem_abort(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa);
395671 
396672 int kvm_perf_init(void);
397673 int kvm_perf_teardown(void);
674
+
675
+long kvm_hypercall_pv_features(struct kvm_vcpu *vcpu);
676
+gpa_t kvm_init_stolen_time(struct kvm_vcpu *vcpu);
677
+void kvm_update_stolen_time(struct kvm_vcpu *vcpu);
678
+
679
+bool kvm_arm_pvtime_supported(void);
680
+int kvm_arm_pvtime_set_attr(struct kvm_vcpu *vcpu,
681
+			    struct kvm_device_attr *attr);
682
+int kvm_arm_pvtime_get_attr(struct kvm_vcpu *vcpu,
683
+			    struct kvm_device_attr *attr);
684
+int kvm_arm_pvtime_has_attr(struct kvm_vcpu *vcpu,
685
+			    struct kvm_device_attr *attr);
686
+
687
+static inline void kvm_arm_pvtime_vcpu_init(struct kvm_vcpu_arch *vcpu_arch)
688
+{
689
+	vcpu_arch->steal.base = GPA_INVALID;
690
+}
691
+
692
+static inline bool kvm_arm_is_pvtime_enabled(struct kvm_vcpu_arch *vcpu_arch)
693
+{
694
+	return (vcpu_arch->steal.base != GPA_INVALID);
695
+}
398696 
399697 void kvm_set_sei_esr(struct kvm_vcpu *vcpu, u64 syndrome);
400698 
401699 struct kvm_vcpu *kvm_mpidr_to_vcpu(struct kvm *kvm, unsigned long mpidr);
402700 
403
-DECLARE_PER_CPU(kvm_cpu_context_t, kvm_host_cpu_state);
701
+DECLARE_KVM_HYP_PER_CPU(struct kvm_host_data, kvm_host_data);
404702 
405
-void __kvm_enable_ssbs(void);
406
-
407
-static inline void __cpu_init_hyp_mode(phys_addr_t pgd_ptr,
408
-				       unsigned long hyp_stack_ptr,
409
-				       unsigned long vector_ptr)
703
+static inline void kvm_init_host_cpu_context(struct kvm_cpu_context *cpu_ctxt)
410704 {
411
-	/*
412
-	 * Calculate the raw per-cpu offset without a translation from the
413
-	 * kernel's mapping to the linear mapping, and store it in tpidr_el2
414
-	 * so that we can use adr_l to access per-cpu variables in EL2.
415
-	 */
416
-	u64 tpidr_el2 = ((u64)this_cpu_ptr(&kvm_host_cpu_state) -
417
-			 (u64)kvm_ksym_ref(kvm_host_cpu_state));
418
-
419
-	/*
420
-	 * Call initialization code, and switch to the full blown HYP code.
421
-	 * If the cpucaps haven't been finalized yet, something has gone very
422
-	 * wrong, and hyp will crash and burn when it uses any
423
-	 * cpus_have_const_cap() wrapper.
424
-	 */
425
-	BUG_ON(!static_branch_likely(&arm64_const_caps_ready));
426
-	__kvm_call_hyp((void *)pgd_ptr, hyp_stack_ptr, vector_ptr, tpidr_el2);
427
-
428
-	/*
429
-	 * Disabling SSBD on a non-VHE system requires us to enable SSBS
430
-	 * at EL2.
431
-	 */
432
-	if (!has_vhe() && this_cpu_has_cap(ARM64_SSBS) &&
433
-	    arm64_get_ssbd_state() == ARM64_SSBD_FORCE_DISABLE) {
434
-		kvm_call_hyp(__kvm_enable_ssbs);
435
-	}
705
+	/* The host's MPIDR is immutable, so let's set it up at boot time */
706
+	ctxt_sys_reg(cpu_ctxt, MPIDR_EL1) = read_cpuid_mpidr();
436707 }
437708 
438
-static inline bool kvm_arch_check_sve_has_vhe(void)
709
+static inline bool kvm_system_needs_idmapped_vectors(void)
439710 {
440
-	/*
441
-	 * The Arm architecture specifies that implementation of SVE
442
-	 * requires VHE also to be implemented.  The KVM code for arm64
443
-	 * relies on this when SVE is present:
444
-	 */
445
-	if (system_supports_sve())
446
-		return has_vhe();
447
-	else
448
-		return true;
711
+	return cpus_have_const_cap(ARM64_SPECTRE_V3A);
449712 }
713
+
714
+void kvm_arm_vcpu_ptrauth_trap(struct kvm_vcpu *vcpu);
450715 
451716 static inline void kvm_arch_hardware_unsetup(void) {}
452717 static inline void kvm_arch_sync_events(struct kvm *kvm) {}
453
-static inline void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu) {}
454718 static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
455719 static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {}
456720 
....@@ -459,7 +723,6 @@
459723 void kvm_arm_setup_debug(struct kvm_vcpu *vcpu);
460724 void kvm_arm_clear_debug(struct kvm_vcpu *vcpu);
461725 void kvm_arm_reset_debug_ptr(struct kvm_vcpu *vcpu);
462
-bool kvm_arm_handle_step_debug(struct kvm_vcpu *vcpu, struct kvm_run *run);
463726 int kvm_arm_vcpu_arch_set_attr(struct kvm_vcpu *vcpu,
464727 			       struct kvm_device_attr *attr);
465728 int kvm_arm_vcpu_arch_get_attr(struct kvm_vcpu *vcpu,
....@@ -467,79 +730,68 @@
467730 int kvm_arm_vcpu_arch_has_attr(struct kvm_vcpu *vcpu,
468731 			       struct kvm_device_attr *attr);
469732 
470
-static inline void __cpu_init_stage2(void)
471
-{
472
-	u32 parange = kvm_call_hyp(__init_stage2_translation);
473
-
474
-	WARN_ONCE(parange < 40,
475
-		  "PARange is %d bits, unsupported configuration!", parange);
476
-}
477
-
478733 /* Guest/host FPSIMD coordination helpers */
479734 int kvm_arch_vcpu_run_map_fp(struct kvm_vcpu *vcpu);
480735 void kvm_arch_vcpu_load_fp(struct kvm_vcpu *vcpu);
481736 void kvm_arch_vcpu_ctxsync_fp(struct kvm_vcpu *vcpu);
482737 void kvm_arch_vcpu_put_fp(struct kvm_vcpu *vcpu);
483738 
739
+static inline bool kvm_pmu_counter_deferred(struct perf_event_attr *attr)
740
+{
741
+	return (!has_vhe() && attr->exclude_host);
742
+}
743
+
744
+/* Flags for host debug state */
745
+void kvm_arch_vcpu_load_debug_state_flags(struct kvm_vcpu *vcpu);
746
+void kvm_arch_vcpu_put_debug_state_flags(struct kvm_vcpu *vcpu);
747
+
484748 #ifdef CONFIG_KVM /* Avoid conflicts with core headers if CONFIG_KVM=n */
485749 static inline int kvm_arch_vcpu_run_pid_change(struct kvm_vcpu *vcpu)
486750 {
487751 	return kvm_arch_vcpu_run_map_fp(vcpu);
488752 }
753
+
754
+void kvm_set_pmu_events(u32 set, struct perf_event_attr *attr);
755
+void kvm_clr_pmu_events(u32 clr);
756
+
757
+void kvm_vcpu_pmu_restore_guest(struct kvm_vcpu *vcpu);
758
+void kvm_vcpu_pmu_restore_host(struct kvm_vcpu *vcpu);
759
+#else
760
+static inline void kvm_set_pmu_events(u32 set, struct perf_event_attr *attr) {}
761
+static inline void kvm_clr_pmu_events(u32 clr) {}
489762 #endif
490763 
491
-static inline void kvm_arm_vhe_guest_enter(void)
492
-{
493
-	local_daif_mask();
494
-}
764
+void kvm_vcpu_load_sysregs_vhe(struct kvm_vcpu *vcpu);
765
+void kvm_vcpu_put_sysregs_vhe(struct kvm_vcpu *vcpu);
495766 
496
-static inline void kvm_arm_vhe_guest_exit(void)
497
-{
498
-	local_daif_restore(DAIF_PROCCTX_NOIRQ);
499
-
500
-	/*
501
-	 * When we exit from the guest we change a number of CPU configuration
502
-	 * parameters, such as traps.  Make sure these changes take effect
503
-	 * before running the host or additional guests.
504
-	 */
505
-	isb();
506
-}
507
-
508
-static inline bool kvm_arm_harden_branch_predictor(void)
509
-{
510
-	return cpus_have_const_cap(ARM64_HARDEN_BRANCH_PREDICTOR);
511
-}
512
-
513
-#define KVM_SSBD_UNKNOWN		-1
514
-#define KVM_SSBD_FORCE_DISABLE		0
515
-#define KVM_SSBD_KERNEL		1
516
-#define KVM_SSBD_FORCE_ENABLE		2
517
-#define KVM_SSBD_MITIGATED		3
518
-
519
-static inline int kvm_arm_have_ssbd(void)
520
-{
521
-	switch (arm64_get_ssbd_state()) {
522
-	case ARM64_SSBD_FORCE_DISABLE:
523
-		return KVM_SSBD_FORCE_DISABLE;
524
-	case ARM64_SSBD_KERNEL:
525
-		return KVM_SSBD_KERNEL;
526
-	case ARM64_SSBD_FORCE_ENABLE:
527
-		return KVM_SSBD_FORCE_ENABLE;
528
-	case ARM64_SSBD_MITIGATED:
529
-		return KVM_SSBD_MITIGATED;
530
-	case ARM64_SSBD_UNKNOWN:
531
-	default:
532
-		return KVM_SSBD_UNKNOWN;
533
-	}
534
-}
535
-
536
-void kvm_vcpu_load_sysregs(struct kvm_vcpu *vcpu);
537
-void kvm_vcpu_put_sysregs(struct kvm_vcpu *vcpu);
767
+int kvm_set_ipa_limit(void);
538768 
539769 #define __KVM_HAVE_ARCH_VM_ALLOC
540770 struct kvm *kvm_arch_alloc_vm(void);
541771 void kvm_arch_free_vm(struct kvm *kvm);
542772 
543
-#define kvm_arm_vcpu_loaded(vcpu)	((vcpu)->arch.sysregs_loaded_on_cpu)
773
+int kvm_arm_setup_stage2(struct kvm *kvm, unsigned long type);
774
+
775
+int kvm_arm_vcpu_finalize(struct kvm_vcpu *vcpu, int feature);
776
+bool kvm_arm_vcpu_is_finalized(struct kvm_vcpu *vcpu);
777
+
778
+#define kvm_arm_vcpu_sve_finalized(vcpu) \
779
+	((vcpu)->arch.flags & KVM_ARM64_VCPU_SVE_FINALIZED)
780
+
781
+#define kvm_vcpu_has_pmu(vcpu)					\
782
+	(test_bit(KVM_ARM_VCPU_PMU_V3, (vcpu)->arch.features))
783
+
784
+#define kvm_supports_32bit_el0()				\
785
+	(system_supports_32bit_el0() &&				\
786
+	 !static_branch_unlikely(&arm64_mismatched_32bit_el0))
787
+
788
+int kvm_trng_call(struct kvm_vcpu *vcpu);
789
+#ifdef CONFIG_KVM
790
+extern phys_addr_t hyp_mem_base;
791
+extern phys_addr_t hyp_mem_size;
792
+void __init kvm_hyp_reserve(void);
793
+#else
794
+static inline void kvm_hyp_reserve(void) { }
795
+#endif
544796 
545797 #endif /* __ARM64_KVM_HOST_H__ */