forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-05-10 10ebd8556b7990499c896a550e3d416b444211e6
kernel/arch/arm64/boot/dts/rockchip/rk3399-gru-chromebook.dtsi
....@@ -194,19 +194,24 @@
194194
195195 backlight: backlight {
196196 compatible = "pwm-backlight";
197
- brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
198
- 17 18 19 20 21 22 23 24 25 26 27 28 29 30
199
- 31 32 33 34 35 36 37 38 39 40 41 42 43 44
200
- 45 46 47 48 49 50 51 52 53 54 55 56 57 58
201
- 59 60 61 62 63 64 65 66 67 68 69 70 71 72
202
- 73 74 75 76 77 78 79 80 81 82 83 84 85 86
203
- 87 88 89 90 91 92 93 94 95 96 97 98 99 100>;
204
- default-brightness-level = <51>;
205197 enable-gpios = <&gpio1 17 GPIO_ACTIVE_HIGH>;
206198 power-supply = <&pp3300_disp>;
207199 pinctrl-names = "default";
208200 pinctrl-0 = <&bl_en>;
209201 pwm-delay-us = <10000>;
202
+ };
203
+
204
+ gpio_keys: gpio-keys {
205
+ compatible = "gpio-keys";
206
+ pinctrl-names = "default";
207
+ pinctrl-0 = <&bt_host_wake_l>;
208
+
209
+ wake_on_bt: wake-on-bt {
210
+ label = "Wake-on-Bluetooth";
211
+ gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
212
+ linux,code = <KEY_WAKEUP>;
213
+ wakeup-source;
214
+ };
210215 };
211216 };
212217
....@@ -231,6 +236,14 @@
231236
232237 &edp {
233238 status = "okay";
239
+
240
+ /*
241
+ * eDP PHY/clk don't sync reliably at anything other than 24 MHz. Only
242
+ * set this here, because rk3399-gru.dtsi ensures we can generate this
243
+ * off GPLL=600MHz, whereas some other RK3399 boards may not.
244
+ */
245
+ assigned-clocks = <&cru PCLK_EDP>;
246
+ assigned-clock-rates = <24000000>;
234247
235248 ports {
236249 edp_out: port@1 {
....@@ -286,11 +299,9 @@
286299 #pwm-cells = <1>;
287300 };
288301
289
- usbc_extcon1: extcon@1 {
302
+ usbc_extcon1: extcon1 {
290303 compatible = "google,extcon-usbc-cros-ec";
291304 google,usb-port-id = <1>;
292
-
293
- #extcon-cells = <0>;
294305 };
295306 };
296307
....@@ -392,6 +403,7 @@
392403 };
393404
394405 wlan_host_wake_l: wlan-host-wake-l {
406
+ /* Kevin has an external pull up, but Bob does not */
395407 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
396408 };
397409 };