.. | .. |
---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0 */ |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright (c) 2014 Samsung Electronics Co., Ltd. |
---|
3 | 4 | * Copyright (c) 2016 Krzysztof Kozlowski |
---|
4 | 5 | * |
---|
5 | | - * This program is free software; you can redistribute it and/or modify |
---|
6 | | - * it under the terms of the GNU General Public License version 2 as |
---|
7 | | - * published by the Free Software Foundation. |
---|
8 | | - * |
---|
9 | 6 | * Device Tree binding constants for Exynos5421 clock controller. |
---|
10 | | -*/ |
---|
| 7 | + */ |
---|
11 | 8 | |
---|
12 | 9 | #ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H |
---|
13 | 10 | #define _DT_BINDINGS_CLOCK_EXYNOS_5410_H |
---|
.. | .. |
---|
39 | 36 | #define CLK_UART0 257 |
---|
40 | 37 | #define CLK_UART1 258 |
---|
41 | 38 | #define CLK_UART2 259 |
---|
| 39 | +#define CLK_UART3 260 |
---|
42 | 40 | #define CLK_I2C0 261 |
---|
43 | 41 | #define CLK_I2C1 262 |
---|
44 | 42 | #define CLK_I2C2 263 |
---|
.. | .. |
---|
47 | 45 | #define CLK_USI1 266 |
---|
48 | 46 | #define CLK_USI2 267 |
---|
49 | 47 | #define CLK_USI3 268 |
---|
50 | | -#define CLK_UART3 260 |
---|
| 48 | +#define CLK_TSADC 270 |
---|
51 | 49 | #define CLK_PWM 279 |
---|
52 | 50 | #define CLK_MCT 315 |
---|
53 | 51 | #define CLK_WDT 316 |
---|