add new system file

hc

2024-02-20 102a0743326a03cd1a1202ceda21e175b7d3575c

 kernel/drivers/spi/spi-sprd-adi.c
..
..
@@ -77,6 +77,7 @@
77
77
 
78
78
 /* Bits definitions for register REG_WDG_CTRL */
79
79
 #define BIT_WDG_RUN			BIT(1)
80
+#define BIT_WDG_NEW			BIT(2)
80
81
 #define BIT_WDG_RST			BIT(3)
81
82
 
82
83
 /* Registers definitions for PMIC */
..
..
@@ -86,6 +87,7 @@
86
87
 #define BIT_WDG_EN			BIT(2)
87
88
 
88
89
 /* Definition of PMIC reset status register */
90
+#define HWRST_STATUS_SECURITY		0x02
89
91
 #define HWRST_STATUS_RECOVERY		0x20
90
92
 #define HWRST_STATUS_NORMAL		0x40
91
93
 #define HWRST_STATUS_ALARM		0x50
..
..
@@ -97,6 +99,8 @@
97
99
 #define HWRST_STATUS_AUTODLOADER	0xa0
98
100
 #define HWRST_STATUS_IQMODE		0xb0
99
101
 #define HWRST_STATUS_SPRDISK		0xc0
102
+#define HWRST_STATUS_FACTORYTEST	0xe0
103
+#define HWRST_STATUS_WATCHDOG		0xf0
100
104
 
101
105
 /* Use default timeout 50 ms that converts to watchdog values */
102
106
 #define WDG_LOAD_VAL			((50 * 32768) / 1000)
..
..
@@ -162,14 +166,16 @@
162
166
 	int read_timeout = ADI_READ_TIMEOUT;
163
167
 	unsigned long flags;
164
168
 	u32 val, rd_addr;
165
-	int ret;
169
+	int ret = 0;
166
170
 
167
-	ret = hwspin_lock_timeout_irqsave(sadi->hwlock,
168
-					  ADI_HWSPINLOCK_TIMEOUT,
169
-					  &flags);
170
-	if (ret) {
171
-		dev_err(sadi->dev, "get the hw lock failed\n");
172
-		return ret;
171
+	if (sadi->hwlock) {
172
+		ret = hwspin_lock_timeout_irqsave(sadi->hwlock,
173
+						  ADI_HWSPINLOCK_TIMEOUT,
174
+						  &flags);
175
+		if (ret) {
176
+			dev_err(sadi->dev, "get the hw lock failed\n");
177
+			return ret;
178
+		}
173
179
 	}
174
180
 
175
181
 	/*
..
..
@@ -216,7 +222,8 @@
216
222
 	*read_val = val & RD_VALUE_MASK;
217
223
 
218
224
 out:
219
-	hwspin_unlock_irqrestore(sadi->hwlock, &flags);
225
+	if (sadi->hwlock)
226
+		hwspin_unlock_irqrestore(sadi->hwlock, &flags);
220
227
 	return ret;
221
228
 }
222
229
 
..
..
@@ -227,12 +234,14 @@
227
234
 	unsigned long flags;
228
235
 	int ret;
229
236
 
230
-	ret = hwspin_lock_timeout_irqsave(sadi->hwlock,
231
-					  ADI_HWSPINLOCK_TIMEOUT,
232
-					  &flags);
233
-	if (ret) {
234
-		dev_err(sadi->dev, "get the hw lock failed\n");
235
-		return ret;
237
+	if (sadi->hwlock) {
238
+		ret = hwspin_lock_timeout_irqsave(sadi->hwlock,
239
+						  ADI_HWSPINLOCK_TIMEOUT,
240
+						  &flags);
241
+		if (ret) {
242
+			dev_err(sadi->dev, "get the hw lock failed\n");
243
+			return ret;
244
+		}
236
245
 	}
237
246
 
238
247
 	ret = sprd_adi_drain_fifo(sadi);
..
..
@@ -258,7 +267,8 @@
258
267
 	}
259
268
 
260
269
 out:
261
-	hwspin_unlock_irqrestore(sadi->hwlock, &flags);
270
+	if (sadi->hwlock)
271
+		hwspin_unlock_irqrestore(sadi->hwlock, &flags);
262
272
 	return ret;
263
273
 }
264
274
 
..
..
@@ -307,6 +317,18 @@
307
317
 	return 0;
308
318
 }
309
319
 
320
+static void sprd_adi_set_wdt_rst_mode(struct sprd_adi *sadi)
321
+{
322
+#if IS_ENABLED(CONFIG_SPRD_WATCHDOG)
323
+	u32 val;
324
+
325
+	/* Set default watchdog reboot mode */
326
+	sprd_adi_read(sadi, sadi->slave_pbase + PMIC_RST_STATUS, &val);
327
+	val |= HWRST_STATUS_WATCHDOG;
328
+	sprd_adi_write(sadi, sadi->slave_pbase + PMIC_RST_STATUS, val);
329
+#endif
330
+}
331
+
310
332
 static int sprd_adi_restart_handler(struct notifier_block *this,
311
333
 				    unsigned long mode, void *cmd)
312
334
 {
..
..
@@ -336,11 +358,16 @@
336
358
 		reboot_mode = HWRST_STATUS_IQMODE;
337
359
 	else if (!strncmp(cmd, "sprdisk", 7))
338
360
 		reboot_mode = HWRST_STATUS_SPRDISK;
361
+	else if (!strncmp(cmd, "tospanic", 8))
362
+		reboot_mode = HWRST_STATUS_SECURITY;
363
+	else if (!strncmp(cmd, "factorytest", 11))
364
+		reboot_mode = HWRST_STATUS_FACTORYTEST;
339
365
 	else
340
366
 		reboot_mode = HWRST_STATUS_NORMAL;
341
367
 
342
368
 	/* Record the reboot mode */
343
369
 	sprd_adi_read(sadi, sadi->slave_pbase + PMIC_RST_STATUS, &val);
370
+	val &= ~HWRST_STATUS_WATCHDOG;
344
371
 	val |= reboot_mode;
345
372
 	sprd_adi_write(sadi, sadi->slave_pbase + PMIC_RST_STATUS, val);
346
373
 
..
..
@@ -356,6 +383,10 @@
356
383
 
357
384
 	/* Unlock the watchdog */
358
385
 	sprd_adi_write(sadi, sadi->slave_pbase + REG_WDG_LOCK, WDG_UNLOCK_KEY);
386
+
387
+	sprd_adi_read(sadi, sadi->slave_pbase + REG_WDG_CTRL, &val);
388
+	val |= BIT_WDG_NEW;
389
+	sprd_adi_write(sadi, sadi->slave_pbase + REG_WDG_CTRL, val);
359
390
 
360
391
 	/* Load the watchdog timeout value, 50ms is always enough. */
361
392
 	sprd_adi_write(sadi, sadi->slave_pbase + REG_WDG_LOAD_HIGH, 0);
..
..
@@ -382,9 +413,6 @@
382
413
 	int i, size, chn_cnt;
383
414
 	const __be32 *list;
384
415
 	u32 tmp;
385
-
386
-	/* Address bits select default 12 bits */
387
-	writel_relaxed(0, sadi->base + REG_ADI_CTRL0);
388
416
 
389
417
 	/* Set all channels as default priority */
390
418
 	writel_relaxed(0, sadi->base + REG_ADI_CHN_PRIL);
..
..
@@ -462,19 +490,27 @@
462
490
 	sadi->slave_pbase = res->start + ADI_SLAVE_OFFSET;
463
491
 	sadi->ctlr = ctlr;
464
492
 	sadi->dev = &pdev->dev;
465
-	ret = of_hwspin_lock_get_id_byname(np, "adi");
466
-	if (ret < 0) {
467
-		dev_err(&pdev->dev, "can not get the hardware spinlock\n");
468
-		goto put_ctlr;
469
-	}
470
-
471
-	sadi->hwlock = devm_hwspin_lock_request_specific(&pdev->dev, ret);
472
-	if (!sadi->hwlock) {
473
-		ret = -ENXIO;
474
-		goto put_ctlr;
493
+	ret = of_hwspin_lock_get_id(np, 0);
494
+	if (ret > 0 || (IS_ENABLED(CONFIG_HWSPINLOCK) && ret == 0)) {
495
+		sadi->hwlock =
496
+			devm_hwspin_lock_request_specific(&pdev->dev, ret);
497
+		if (!sadi->hwlock) {
498
+			ret = -ENXIO;
499
+			goto put_ctlr;
500
+		}
501
+	} else {
502
+		switch (ret) {
503
+		case -ENOENT:
504
+			dev_info(&pdev->dev, "no hardware spinlock supplied\n");
505
+			break;
506
+		default:
507
+			dev_err_probe(&pdev->dev, ret, "failed to find hwlock id\n");
508
+			goto put_ctlr;
509
+		}
475
510
 	}
476
511
 
477
512
 	sprd_adi_hw_init(sadi);
513
+	sprd_adi_set_wdt_rst_mode(sadi);
478
514
 
479
515
 	ctlr->dev.of_node = pdev->dev.of_node;
480
516
 	ctlr->bus_num = pdev->id;