.. | .. |
---|
64 | 64 | num_chips * ORION_IRQS_PER_CHIP, |
---|
65 | 65 | &irq_generic_chip_ops, NULL); |
---|
66 | 66 | if (!orion_irq_domain) |
---|
67 | | - panic("%s: unable to add irq domain\n", np->name); |
---|
| 67 | + panic("%pOFn: unable to add irq domain\n", np); |
---|
68 | 68 | |
---|
69 | 69 | ret = irq_alloc_domain_generic_chips(orion_irq_domain, |
---|
70 | | - ORION_IRQS_PER_CHIP, 1, np->name, |
---|
| 70 | + ORION_IRQS_PER_CHIP, 1, np->full_name, |
---|
71 | 71 | handle_level_irq, clr, 0, |
---|
72 | 72 | IRQ_GC_INIT_MASK_CACHE); |
---|
73 | 73 | if (ret) |
---|
74 | | - panic("%s: unable to alloc irq domain gc\n", np->name); |
---|
| 74 | + panic("%pOFn: unable to alloc irq domain gc\n", np); |
---|
75 | 75 | |
---|
76 | 76 | for (n = 0, base = 0; n < num_chips; n++, base += ORION_IRQS_PER_CHIP) { |
---|
77 | 77 | struct irq_chip_generic *gc = |
---|
.. | .. |
---|
80 | 80 | of_address_to_resource(np, n, &r); |
---|
81 | 81 | |
---|
82 | 82 | if (!request_mem_region(r.start, resource_size(&r), np->name)) |
---|
83 | | - panic("%s: unable to request mem region %d", |
---|
84 | | - np->name, n); |
---|
| 83 | + panic("%pOFn: unable to request mem region %d", |
---|
| 84 | + np, n); |
---|
85 | 85 | |
---|
86 | 86 | gc->reg_base = ioremap(r.start, resource_size(&r)); |
---|
87 | 87 | if (!gc->reg_base) |
---|
88 | | - panic("%s: unable to map resource %d", np->name, n); |
---|
| 88 | + panic("%pOFn: unable to map resource %d", np, n); |
---|
89 | 89 | |
---|
90 | 90 | gc->chip_types[0].regs.mask = ORION_IRQ_MASK; |
---|
91 | 91 | gc->chip_types[0].chip.irq_mask = irq_gc_mask_clr_bit; |
---|
.. | .. |
---|
150 | 150 | domain = irq_domain_add_linear(np, nrirqs, |
---|
151 | 151 | &irq_generic_chip_ops, NULL); |
---|
152 | 152 | if (!domain) { |
---|
153 | | - pr_err("%s: unable to add irq domain\n", np->name); |
---|
| 153 | + pr_err("%pOFn: unable to add irq domain\n", np); |
---|
154 | 154 | return -ENOMEM; |
---|
155 | 155 | } |
---|
156 | 156 | |
---|
157 | 157 | ret = irq_alloc_domain_generic_chips(domain, nrirqs, 1, np->name, |
---|
158 | 158 | handle_edge_irq, clr, 0, IRQ_GC_INIT_MASK_CACHE); |
---|
159 | 159 | if (ret) { |
---|
160 | | - pr_err("%s: unable to alloc irq domain gc\n", np->name); |
---|
| 160 | + pr_err("%pOFn: unable to alloc irq domain gc\n", np); |
---|
161 | 161 | return ret; |
---|
162 | 162 | } |
---|
163 | 163 | |
---|
164 | 164 | ret = of_address_to_resource(np, 0, &r); |
---|
165 | 165 | if (ret) { |
---|
166 | | - pr_err("%s: unable to get resource\n", np->name); |
---|
| 166 | + pr_err("%pOFn: unable to get resource\n", np); |
---|
167 | 167 | return ret; |
---|
168 | 168 | } |
---|
169 | 169 | |
---|
.. | .. |
---|
175 | 175 | /* Map the parent interrupt for the chained handler */ |
---|
176 | 176 | irq = irq_of_parse_and_map(np, 0); |
---|
177 | 177 | if (irq <= 0) { |
---|
178 | | - pr_err("%s: unable to parse irq\n", np->name); |
---|
| 178 | + pr_err("%pOFn: unable to parse irq\n", np); |
---|
179 | 179 | return -EINVAL; |
---|
180 | 180 | } |
---|
181 | 181 | |
---|
182 | 182 | gc = irq_get_domain_generic_chip(domain, 0); |
---|
183 | 183 | gc->reg_base = ioremap(r.start, resource_size(&r)); |
---|
184 | 184 | if (!gc->reg_base) { |
---|
185 | | - pr_err("%s: unable to map resource\n", np->name); |
---|
| 185 | + pr_err("%pOFn: unable to map resource\n", np); |
---|
186 | 186 | return -ENOMEM; |
---|
187 | 187 | } |
---|
188 | 188 | |
---|