add new system file

hc

2024-02-20 102a0743326a03cd1a1202ceda21e175b7d3575c

 kernel/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h
..
..
@@ -1,13 +1,5 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved.
2
- *
3
- * This program is free software; you can redistribute it and/or modify
4
- * it under the terms of the GNU General Public License version 2 and
5
- * only version 2 as published by the Free Software Foundation.
6
- *
7
- * This program is distributed in the hope that it will be useful,
8
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
9
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
10
- * GNU General Public License for more details.
11
3
  */
12
4
 
13
5
 #ifndef _DPU_CORE_PERF_H_
..
..
@@ -19,7 +11,6 @@
19
11
 #include <drm/drm_crtc.h>
20
12
 
21
13
 #include "dpu_hw_catalog.h"
22
-#include "dpu_power_handle.h"
23
14
 
24
15
 #define	DPU_PERF_DEFAULT_MAX_CORE_CLK_RATE	412500000
25
16
 
..
..
@@ -30,8 +21,8 @@
30
21
  * @core_clk_rate: core clock rate request
31
22
  */
32
23
 struct dpu_core_perf_params {
33
-	u64 max_per_pipe_ib[DPU_POWER_HANDLE_DBUS_ID_MAX];
34
-	u64 bw_ctl[DPU_POWER_HANDLE_DBUS_ID_MAX];
24
+	u64 max_per_pipe_ib;
25
+	u64 bw_ctl;
35
26
 	u64 core_clk_rate;
36
27
 };
37
28
 
..
..
@@ -52,7 +43,6 @@
52
43
  * @dev: Pointer to drm device
53
44
  * @debugfs_root: top level debug folder
54
45
  * @catalog: Pointer to catalog configuration
55
- * @phandle: Pointer to power handler
56
46
  * @core_clk: Pointer to core clock structure
57
47
  * @core_clk_rate: current core clock rate
58
48
  * @max_core_clk_rate: maximum allowable core clock rate
..
..
@@ -66,7 +56,6 @@
66
56
 	struct drm_device *dev;
67
57
 	struct dentry *debugfs_root;
68
58
 	struct dpu_mdss_cfg *catalog;
69
-	struct dpu_power_handle *phandle;
70
59
 	struct dss_clk *core_clk;
71
60
 	u64 core_clk_rate;
72
61
 	u64 max_core_clk_rate;
..
..
@@ -113,21 +102,20 @@
113
102
  * @perf: Pointer to core performance context
114
103
  * @dev: Pointer to drm device
115
104
  * @catalog: Pointer to catalog
116
- * @phandle: Pointer to power handle
117
105
  * @core_clk: pointer to core clock
118
106
  */
119
107
 int dpu_core_perf_init(struct dpu_core_perf *perf,
120
108
 		struct drm_device *dev,
121
109
 		struct dpu_mdss_cfg *catalog,
122
-		struct dpu_power_handle *phandle,
123
110
 		struct dss_clk *core_clk);
111
+
112
+struct dpu_kms;
124
113
 
125
114
 /**
126
115
  * dpu_core_perf_debugfs_init - initialize debugfs for core performance context
127
- * @perf: Pointer to core performance context
116
+ * @dpu_kms: Pointer to the dpu_kms struct
128
117
  * @debugfs_parent: Pointer to parent debugfs
129
118
  */
130
-int dpu_core_perf_debugfs_init(struct dpu_core_perf *perf,
131
-		struct dentry *parent);
119
+int dpu_core_perf_debugfs_init(struct dpu_kms *dpu_kms, struct dentry *parent);
132
120
 
133
121
 #endif /* _DPU_CORE_PERF_H_ */