add new system file

hc

2024-02-20 102a0743326a03cd1a1202ceda21e175b7d3575c

 kernel/drivers/fpga/Kconfig
..
..
@@ -1,3 +1,4 @@
1
+# SPDX-License-Identifier: GPL-2.0-only
1
2
 #
2
3
 # FPGA framework configuration
3
4
 #
..
..
@@ -25,9 +26,9 @@
25
26
 	  FPGA manager driver support for Altera Arria10 SoCFPGA.
26
27
 
27
28
 config ALTERA_PR_IP_CORE
28
-        tristate "Altera Partial Reconfiguration IP Core"
29
-        help
30
-          Core driver support for Altera Partial Reconfiguration IP component
29
+	tristate "Altera Partial Reconfiguration IP Core"
30
+	help
31
+	  Core driver support for Altera Partial Reconfiguration IP component
31
32
 
32
33
 config ALTERA_PR_IP_CORE_PLAT
33
34
 	tristate "Platform support of Altera Partial Reconfiguration IP Core"
..
..
@@ -45,17 +46,23 @@
45
46
 	  using the passive serial interface over SPI.
46
47
 
47
48
 config FPGA_MGR_ALTERA_CVP
48
-	tristate "Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager"
49
+	tristate "Altera CvP FPGA Manager"
49
50
 	depends on PCI
50
51
 	help
51
-	  FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V
52
-	  and Arria 10 Altera FPGAs using the CvP interface over PCIe.
52
+	  FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V,
53
+	  Arria 10 and Stratix10 Altera FPGAs using the CvP interface over PCIe.
53
54
 
54
55
 config FPGA_MGR_ZYNQ_FPGA
55
56
 	tristate "Xilinx Zynq FPGA"
56
57
 	depends on ARCH_ZYNQ || COMPILE_TEST
57
58
 	help
58
59
 	  FPGA manager driver support for Xilinx Zynq FPGAs.
60
+
61
+config FPGA_MGR_STRATIX10_SOC
62
+	tristate "Intel Stratix10 SoC FPGA Manager"
63
+	depends on (ARCH_STRATIX10 && INTEL_STRATIX10_SERVICE)
64
+	help
65
+	  FPGA manager driver support for the Intel Stratix10 SoC.
59
66
 
60
67
 config FPGA_MGR_XILINX_SPI
61
68
 	tristate "Xilinx Configuration over Slave Serial (SPI)"
..
..
@@ -99,7 +106,7 @@
99
106
 
100
107
 config ALTERA_FREEZE_BRIDGE
101
108
 	tristate "Altera FPGA Freeze Bridge"
102
-	depends on ARCH_SOCFPGA && FPGA_BRIDGE
109
+	depends on FPGA_BRIDGE && HAS_IOMEM
103
110
 	help
104
111
 	  Say Y to enable drivers for Altera FPGA Freeze bridges.  A
105
112
 	  freeze bridge is a bridge that exists in the FPGA fabric to
..
..
@@ -135,6 +142,7 @@
135
142
 	tristate "FPGA Device Feature List (DFL) support"
136
143
 	select FPGA_BRIDGE
137
144
 	select FPGA_REGION
145
+	depends on HAS_IOMEM
138
146
 	help
139
147
 	  Device Feature List (DFL) defines a feature list structure that
140
148
 	  creates a linked list of feature headers within the MMIO space
..
..
@@ -149,7 +157,7 @@
149
157
 
150
158
 config FPGA_DFL_FME
151
159
 	tristate "FPGA DFL FME Driver"
152
-	depends on FPGA_DFL
160
+	depends on FPGA_DFL && HWMON && PERF_EVENTS
153
161
 	help
154
162
 	  The FPGA Management Engine (FME) is a feature device implemented
155
163
 	  under Device Feature List (DFL) framework. Select this option to
..
..
@@ -199,4 +207,13 @@
199
207
 
200
208
 	  To compile this as a module, choose M here.
201
209
 
210
+config FPGA_MGR_ZYNQMP_FPGA
211
+	tristate "Xilinx ZynqMP FPGA"
212
+	depends on ZYNQMP_FIRMWARE || (!ZYNQMP_FIRMWARE && COMPILE_TEST)
213
+	help
214
+	  FPGA manager driver support for Xilinx ZynqMP FPGAs.
215
+	  This driver uses the processor configuration port(PCAP)
216
+	  to configure the programmable logic(PL) through PS
217
+	  on ZynqMP SoC.
218
+
202
219
 endif # FPGA