.. | .. |
---|
18 | 18 | u32 val; |
---|
19 | 19 | |
---|
20 | 20 | if (!br->hwcg_reg) |
---|
21 | | - return 0; |
---|
| 21 | + return false; |
---|
22 | 22 | |
---|
23 | 23 | regmap_read(br->clkr.regmap, br->hwcg_reg, &val); |
---|
24 | 24 | |
---|
.. | .. |
---|
146 | 146 | }; |
---|
147 | 147 | EXPORT_SYMBOL_GPL(clk_branch2_ops); |
---|
148 | 148 | |
---|
| 149 | +const struct clk_ops clk_branch2_aon_ops = { |
---|
| 150 | + .enable = clk_branch2_enable, |
---|
| 151 | + .is_enabled = clk_is_enabled_regmap, |
---|
| 152 | +}; |
---|
| 153 | +EXPORT_SYMBOL_GPL(clk_branch2_aon_ops); |
---|
| 154 | + |
---|
149 | 155 | const struct clk_ops clk_branch_simple_ops = { |
---|
150 | 156 | .enable = clk_enable_regmap, |
---|
151 | 157 | .disable = clk_disable_regmap, |
---|