.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | 3 | * drivers/clk/clk-axm5516.c |
---|
3 | 4 | * |
---|
.. | .. |
---|
5 | 6 | * the Axxia device: PLL clock, a clock divider and a clock mux. |
---|
6 | 7 | * |
---|
7 | 8 | * Copyright (C) 2014 LSI Corporation |
---|
8 | | - * |
---|
9 | | - * This program is free software; you can redistribute it and/or modify it |
---|
10 | | - * under the terms of the GNU General Public License version 2 as published by |
---|
11 | | - * the Free Software Foundation. |
---|
12 | 9 | */ |
---|
13 | 10 | #include <linux/module.h> |
---|
14 | 11 | #include <linux/kernel.h> |
---|
.. | .. |
---|
311 | 308 | "clk_sm1_pll" |
---|
312 | 309 | }, |
---|
313 | 310 | .num_parents = 1, |
---|
314 | | - .flags = CLK_IS_BASIC, |
---|
315 | 311 | .ops = &axxia_divclk_ops, |
---|
316 | 312 | }, |
---|
317 | 313 | .reg = 0x1000c, |
---|
.. | .. |
---|
326 | 322 | "clk_sm1_pll" |
---|
327 | 323 | }, |
---|
328 | 324 | .num_parents = 1, |
---|
329 | | - .flags = CLK_IS_BASIC, |
---|
330 | 325 | .ops = &axxia_divclk_ops, |
---|
331 | 326 | }, |
---|
332 | 327 | .reg = 0x1000c, |
---|