add new system file

hc

2024-02-20 102a0743326a03cd1a1202ceda21e175b7d3575c

 kernel/arch/xtensa/kernel/perf_event.c
..
..
@@ -13,17 +13,26 @@
13
13
 #include <linux/perf_event.h>
14
14
 #include <linux/platform_device.h>
15
15
 
16
+#include <asm/core.h>
16
17
 #include <asm/processor.h>
17
18
 #include <asm/stacktrace.h>
18
19
 
20
+#define XTENSA_HWVERSION_RG_2015_0	260000
21
+
22
+#if XCHAL_HW_MIN_VERSION >= XTENSA_HWVERSION_RG_2015_0
23
+#define XTENSA_PMU_ERI_BASE		0x00101000
24
+#else
25
+#define XTENSA_PMU_ERI_BASE		0x00001000
26
+#endif
27
+
19
28
 /* Global control/status for all perf counters */
20
-#define XTENSA_PMU_PMG			0x1000
29
+#define XTENSA_PMU_PMG			XTENSA_PMU_ERI_BASE
21
30
 /* Perf counter values */
22
-#define XTENSA_PMU_PM(i)		(0x1080 + (i) * 4)
31
+#define XTENSA_PMU_PM(i)		(XTENSA_PMU_ERI_BASE + 0x80 + (i) * 4)
23
32
 /* Perf counter control registers */
24
-#define XTENSA_PMU_PMCTRL(i)		(0x1100 + (i) * 4)
33
+#define XTENSA_PMU_PMCTRL(i)		(XTENSA_PMU_ERI_BASE + 0x100 + (i) * 4)
25
34
 /* Perf counter status registers */
26
-#define XTENSA_PMU_PMSTAT(i)		(0x1180 + (i) * 4)
35
+#define XTENSA_PMU_PMSTAT(i)		(XTENSA_PMU_ERI_BASE + 0x180 + (i) * 4)
27
36
 
28
37
 #define XTENSA_PMU_PMG_PMEN		0x1
29
38