.. | .. |
---|
131 | 131 | */ |
---|
132 | 132 | mfc0 t0,CP0_CAUSE # get pending interrupts |
---|
133 | 133 | mfc0 t1,CP0_STATUS |
---|
134 | | -#ifdef CONFIG_32BIT |
---|
| 134 | +#if defined(CONFIG_32BIT) && defined(CONFIG_MIPS_FP_SUPPORT) |
---|
135 | 135 | lw t2,cpu_fpu_mask |
---|
136 | 136 | #endif |
---|
137 | 137 | andi t0,ST0_IM # CAUSE.CE may be non-zero! |
---|
.. | .. |
---|
139 | 139 | |
---|
140 | 140 | beqz t0,spurious |
---|
141 | 141 | |
---|
142 | | -#ifdef CONFIG_32BIT |
---|
| 142 | +#if defined(CONFIG_32BIT) && defined(CONFIG_MIPS_FP_SUPPORT) |
---|
143 | 143 | and t2,t0 |
---|
144 | 144 | bnez t2,fpu # handle FPU immediately |
---|
145 | 145 | #endif |
---|
.. | .. |
---|
280 | 280 | j dec_irq_dispatch |
---|
281 | 281 | nop |
---|
282 | 282 | |
---|
283 | | -#ifdef CONFIG_32BIT |
---|
| 283 | +#if defined(CONFIG_32BIT) && defined(CONFIG_MIPS_FP_SUPPORT) |
---|
284 | 284 | fpu: |
---|
285 | 285 | lw t0,fpu_kstat_irq |
---|
286 | 286 | nop |
---|
.. | .. |
---|
304 | 304 | */ |
---|
305 | 305 | FEXPORT(dec_intr_unimplemented) |
---|
306 | 306 | move a1,t0 # cheats way of printing an arg! |
---|
307 | | - PANIC("Unimplemented cpu interrupt! CP0_CAUSE: 0x%08x"); |
---|
| 307 | + ASM_PANIC("Unimplemented cpu interrupt! CP0_CAUSE: 0x%08x"); |
---|
308 | 308 | |
---|
309 | 309 | FEXPORT(asic_intr_unimplemented) |
---|
310 | 310 | move a1,t0 # cheats way of printing an arg! |
---|
311 | | - PANIC("Unimplemented asic interrupt! ASIC ISR: 0x%08x"); |
---|
| 311 | + ASM_PANIC("Unimplemented asic interrupt! ASIC ISR: 0x%08x"); |
---|