forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2023-10-19 0e3fb4354b784f3b341617ff304b9189b4a8cd1f 
 kernel/arch/arm64/boot/dts/rockchip/NK-R36S0.dtsi
....@@ -8,6 +8,7 @@
88 
99 #include <dt-bindings/gpio/gpio.h>
1010 #include <dt-bindings/pinctrl/rockchip.h>
11
+#include <dt-bindings/display/media-bus-format.h>
1112 #include "rk3568.dtsi"
1213 #include "rk3568-evb.dtsi"
1314 
....@@ -18,6 +19,7 @@
1819 	rk_headset: rk-headset {
1920 		compatible = "rockchip_headset";
2021 		headset_gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>;
22
+		spk_ctl_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_LOW>;//AMP_SD_GPIO4_C2_3V3
2123 		pinctrl-names = "default";
2224 		pinctrl-0 = <&hp_det>;
2325 	};
....@@ -58,7 +60,9 @@
5860 		regulator-name = "vcc3v3_pcie";
5961 		regulator-min-microvolt = <3300000>;
6062 		regulator-max-microvolt = <3300000>;
63
+		regulator-always-on;
6164 		enable-active-high;
65
+		regulator-boot-on;
6266 		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
6367 		startup-delay-us = <5000>;
6468 		vin-supply = <&dc_12v>;
....@@ -85,16 +89,110 @@
8589 		regulator-boot-on;
8690     	};
8791 #endif
88
-
92
+	ndj_io_init {
93
+         	compatible = "nk_io_control";	
94
+			pinctrl-names = "default";
95
+        	pinctrl-0 = <&nk_io_gpio>;
96
+			
97
+			//gpio_op0 = <&gpio1 RK_PD0 GPIO_ACTIVE_HIGH>;
98
+			
99
+			vcc_5v {
100
+				gpio_num = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
101
+				gpio_function = <0>;	
102
+			};
103
+			
104
+			vcc_12v {
105
+				gpio_num = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;  //VCC12_IO_EN_GPIO0_C7_3V3
106
+				gpio_function = <0>;
107
+			};
108
+			
109
+			hub_host2_rst {
110
+				gpio_num = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>;  //HUB_RST_GPIO4_D2_3V3
111
+				gpio_function = <3>;
112
+			};
113
+			
114
+			hub_host3 {
115
+				gpio_num = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
116
+				gpio_function = <0>;
117
+			};
118
+			
119
+			wake_4g {
120
+				gpio_num = <&gpio1 RK_PB1 GPIO_ACTIVE_LOW>; //4G_WAKEUP_GPIO01_B1_3V3
121
+				gpio_function = <0>;
122
+			};
123
+			
124
+			air_mode_4g {
125
+				gpio_num = <&gpio1 RK_PB0 GPIO_ACTIVE_LOW>; //4G_AIR_MODE_GPIO01_B0_3V3
126
+				gpio_function = <0>;
127
+			};
128
+			
129
+			reset_4g {
130
+				gpio_num = <&gpio1 RK_PB2 GPIO_ACTIVE_LOW>; //4G_RST_GPIO01_B2_3V3
131
+				gpio_function = <3>;
132
+			};
133
+			
134
+			en_4g {
135
+				gpio_num = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
136
+				gpio_function = <0>;
137
+			};
138
+			
139
+			hp_en {
140
+				gpio_num = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
141
+				gpio_function = <0>;
142
+			};
143
+			
144
+			wifi_power_en {
145
+				gpio_num = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
146
+				gpio_function = <0>;
147
+			};
148
+	#if 0		
149
+			do1 {
150
+				gpio_num = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; 
151
+				gpio_function = <0>;
152
+			};
153
+			
154
+			do2 {
155
+				gpio_num = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
156
+				gpio_function = <0>;
157
+			};
158
+			
159
+			do3 {
160
+				gpio_num = <&gpio1 RK_PD1 GPIO_ACTIVE_HIGH>;
161
+				gpio_function = <0>;
162
+			};
163
+			
164
+			do4 {
165
+				gpio_num = <&gpio1 RK_PD3 GPIO_ACTIVE_HIGH>;
166
+				gpio_function = <0>;
167
+			};
168
+			
169
+			do5 {
170
+				gpio_num = <&gpio2 RK_PD6 GPIO_ACTIVE_LOW>; 
171
+				gpio_function = <0>;
172
+			};
173
+			
174
+			do6 {
175
+				gpio_num = <&gpio2 RK_PD7 GPIO_ACTIVE_LOW>; 
176
+				gpio_function = <0>;
177
+			};
178
+			
179
+			do7 {
180
+				gpio_num = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>; 
181
+				gpio_function = <0>;
182
+			};
183
+			
184
+			di1 {
185
+				gpio_num = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
186
+				gpio_function = <1>;
187
+			};
188
+	#endif
189
+		};
190
+#if 0			
89191 	    nk_io_init {
90192                 compatible = "nk_io_control";
91
-//				usb_en_oc_gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;  //USB_EN_OC_GPIO0_A5
92
-				lcd_bk_en_gpio = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>; //LCD0_BKLT_EN_3V3
93
-				lcd_pwblk_gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;  //LCD0_BKLT_EN_3V3
94
-				vcc3_io_en_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
193
+//				vcc3_io_en_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; //VCC3_IO_EN_GPIO0_C4_3V3
95194                 hub_host2_5V_rest_gpio = <&gpio4 RK_PD2 GPIO_ACTIVE_HIGH>; //HUB_RST_GPIO4_D2_3V3
96195                 hub_host3_5v_gpio = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>; //HOST3_EN_GPIO4_B2_1V8
97
-//              hub_host3_5V_rest_gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>; 
98196                 vcc_5v_io = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;   //VCC5_IO_EN_GPIO1_A4_3V3
99197                 vcc_12v_io = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; //VCC12_IO_EN_GPIO0_C7_3V3
100198                 en_4g_gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>; //4G_PWREN_H_GPIO0_C6
....@@ -102,23 +200,55 @@
102200                 air_mode_4g_gpio = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>; //4G_AIR_MODE_GPIO01_B0_3V3
103201                 wake_4g_gpio = <&gpio1 RK_PB1 GPIO_ACTIVE_HIGH>; //4G_WAKEUP_GPIO01_B1_3V3
104202 				hp_en_gpio = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;//HP_EN_GPIO3_A6_3V3
105
-                spk_out_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_HIGH>;//AMP_SD_GPIO4_C2_3V3
106
-				
107
-				edp_enable_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
108
-                edp_gpio0 = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>; //7511_GPIO0-GPIO3_D2
109
-				edp_gpio1 = <&gpio3 RK_PD3 GPIO_ACTIVE_HIGH>; //7511_GPIO1-GPIO3_D3
110
-				edp_gpio2 = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>; //7511_GPIO2-GPIO3_D4
111
-				edp_gpio3 = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; //7511_GPIO3-GPIO3_D5
112
-                edp_reset = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>; //7511_RST_GPIO3_D1
113
-//              tp_reset = <&gpio3 RK_PA7 GPIO_ACTIVE_HIGH>;
114
-//              vddio_mipi = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>;
115
-		
203
+//              spk_out_gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_HIGH>;//AMP_SD_GPIO4_C2_3V3			
116204 				wifi_power_en_gpio = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
117
-
205
+//				pcie_power_en_gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;//PCIE_PWREN_H_GPIO0_D4				
118206 				pinctrl-names = "default";
119
-				pinctrl-0 = <&nk_io_gpio>;
120
-				nodka_lvds = <9>;
207
+				pinctrl-0 = <&nk_io_gpio>;				
121208         };
209
+#endif	
210
+		panel: panel {
211
+				compatible = "simple-panel";
212
+				backlight = <&backlight>;
213
+				power-supply = <&vcc3v3_lcd0_n>;
214
+				enable-gpios = <&gpio2 RK_PD4 GPIO_ACTIVE_HIGH>; //LCD0_VDD_H_GPIO2_D4
215
+				reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_LOW>; //7511_RST_GPIO3_D1
216
+				edp-bl-gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;  //LCD0_BKLT_EN_3V3
217
+				edp-bl-en = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>; //LCD0_BKLT_EN_3V3
218
+				bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
219
+				bpc = <8>;
220
+				prepare-delay-ms = <200>;
221
+				enable-delay-ms = <20>;
222
+				lvds-gpio0 = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>; //7511_GPIO0-GPIO3_D2 
223
+				lvds-gpio1 = <&gpio3 RK_PD3 GPIO_ACTIVE_HIGH>; //7511_GPIO1-GPIO3_D3 
224
+				lvds-gpio2 = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>; //7511_GPIO2-GPIO3_D4 
225
+				lvds-gpio3 = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; //7511_GPIO3-GPIO3_D5
226
+				nodka-lvds = <15>;
227
+
228
+				display-timings {
229
+                native-mode = <&timing0>;
230
+                timing0: timing0 {
231
+					clock-frequency = <72500000>;
232
+					hactive = <1280>;
233
+					vactive = <800>;
234
+					hfront-porch = <70>;
235
+					hsync-len = <2>;
236
+					hback-porch = <88>;
237
+					vfront-porch = <7>;
238
+					vsync-len = <4>;
239
+					vback-porch = <17>;
240
+					hsync-active = <21>;
241
+					vsync-active = <0>;
242
+					de-active = <0>;
243
+					pixelclk-active = <0>;			
244
+					};
245
+				};
246
+				ports {
247
+					panel_in: endpoint {
248
+					remote-endpoint = <&edp_out>;
249
+						};
250
+					};   
251
+				};
122252 };
123253 
124254 &combphy0_us {
....@@ -134,11 +264,11 @@
134264 };
135265 
136266 &csi2_dphy_hw {
137
-	status = "okay";
267
+	status = "disabled";
138268 };
139269 
140270 &csi2_dphy0 {
141
-	status = "okay";
271
+	status = "disabled";
142272 
143273 	ports {
144274 		#address-cells = <1>;
....@@ -181,8 +311,12 @@
181311  * video_phy0 needs to be enabled
182312  * when dsi0 is enabled
183313  */
314
+&video_phy0 {
315
+	status = "disabled";
316
+};
317
+
184318 &dsi0 {
185
-	status = "okay";
319
+	status = "disabled";
186320 };
187321 
188322 &dsi0_in_vp0 {
....@@ -190,7 +324,7 @@
190324 };
191325 
192326 &dsi0_in_vp1 {
193
-	status = "okay";
327
+	status = "disabled";
194328 };
195329 
196330 &dsi0_panel {
....@@ -201,6 +335,10 @@
201335  * video_phy1 needs to be enabled
202336  * when dsi1 is enabled
203337  */
338
+ 
339
+&video_phy1 {
340
+	status = "okay";
341
+}; 
204342 &dsi1 {
205343 	status = "disabled";
206344 };
....@@ -210,29 +348,102 @@
210348 };
211349 
212350 &dsi1_in_vp1 {
213
-	status = "disabled";
351
+	status = "okay";
214352 };
215353 
216354 &dsi1_panel {
217
-	power-supply = <&vcc3v3_lcd1_n>;
355
+	power-supply = <&vcc3v3_lcd1_n>;   //MIPI_3V3EN_GPIO3_A3_d_3V3
356
+    vddio-mipi = <&gpio3 RK_PA4 GPIO_ACTIVE_HIGH>; //MIPI_EN_1V8_GPIO3_A4_d_3V3
357
+    reset-gpios = <&gpio3 RK_PC7 GPIO_ACTIVE_LOW>; //MIPI_RST_L_GPIO3_C7
358
+    vcc-5v-gpio = <&gpio1 RK_PA4 GPIO_ACTIVE_HIGH>; //VCC5_IO_EN_GPIO1_A4_3V3
359
+    pinctrl-names = "default";
360
+    pinctrl-0 = <&lcd1_rst_gpio>;
218361 };
219362 
363
+&route_dsi1 {
364
+	status = "disabled";
365
+	connect = <&vp1_out_dsi1>;
366
+};
367
+
368
+
369
+/*
370
+*  edp_start
371
+*/
372
+
220373 &edp {
221
-	hpd-gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
222
-	status = "okay";
374
+    force-hpd;
375
+    status = "okay";
376
+    ports {
377
+        port@1 {
378
+            reg = <1>;
379
+            edp_out: endpoint {
380
+                remote-endpoint = <&panel_in>;
381
+            };
382
+        };
383
+    };
223384 };
224385 
225386 &edp_phy {
226
-	status = "okay";
387
+  status = "okay";
388
+
227389 };
228390 
229391 &edp_in_vp0 {
230
-	status = "okay";
392
+    status = "disabled";
231393 };
232394 
233395 &edp_in_vp1 {
396
+    status = "okay";
397
+
398
+};
399
+
400
+&route_edp {
401
+    status = "okay";
402
+    connect = <&vp1_out_edp>;
403
+};
404
+
405
+&route_edp {
406
+	status = "okay";
407
+};
408
+/*
409
+*  edp_end
410
+*/
411
+
412
+/*
413
+*  Hdmi_start
414
+*/
415
+
416
+&hdmi {
417
+	status = "okay";
418
+	rockchip,phy-table =
419
+		<92812500  0x8009 0x0000 0x0270>,
420
+		<165000000 0x800b 0x0000 0x026d>,
421
+		<185625000 0x800b 0x0000 0x01ed>,
422
+		<297000000 0x800b 0x0000 0x01ad>,
423
+		<594000000 0x8029 0x0000 0x0088>,
424
+		<000000000 0x0000 0x0000 0x0000>;
425
+};
426
+
427
+&route_hdmi {
428
+	status = "okay";
429
+	connect = <&vp0_out_hdmi>;
430
+};
431
+
432
+&hdmi_in_vp0 {
433
+	status = "okay";
434
+};
435
+
436
+&hdmi_in_vp1 {
234437 	status = "disabled";
235438 };
439
+
440
+&hdmi_sound {
441
+	status = "okay";
442
+};
443
+
444
+/*
445
+ *  Hdmi_END
446
+*/
236447 
237448 &gmac0 {
238449 	phy-mode = "rgmii";
....@@ -310,9 +521,6 @@
310521                 compatible = "nk_mcu";
311522                 reg = <0x15>;
312523         };
313
-
314
-
315
-
316524 };
317525 
318526 &i2c4 {
....@@ -385,6 +593,19 @@
385593 	};
386594 };
387595 
596
+&i2c5 {
597
+	status = "okay";
598
+
599
+	hym8563: hym8563@51 {
600
+		compatible = "haoyu,hym8563";
601
+		reg = <0x51>;
602
+		#clock-cells = <0>;
603
+		clock-frequency = <32768>;
604
+		clock-output-names = "xin32k";
605
+		/* rtc_int is not connected */
606
+	};
607
+};
608
+
388609 &mdio0 {
389610 	rgmii_phy0: phy@0 {
390611 		compatible = "ethernet-phy-ieee802.3-c22";
....@@ -399,20 +620,14 @@
399620 	};
400621 };
401622 
402
-&video_phy0 {
403
-	status = "okay";
404
-};
405623 
406
-&video_phy1 {
407
-	status = "disabled";
408
-};
409624 
410625 &pcie30phy {
411626 	status = "okay";
412627 };
413628 
414
-&pcie3x2 {
415
-	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
629
+&pcie2x1 {
630
+	reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
416631 	vpcie3v3-supply = <&vcc3v3_pcie>;
417632 	status = "okay";
418633 };
....@@ -427,7 +642,8 @@
427642 //	};
428643 	headphone {
429644 		hp_det: hp-det {
430
-			rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>;
645
+			rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>,
646
+							<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_down>;
431647 		};
432648 	};
433649 
....@@ -442,6 +658,13 @@
442658 			rockchip,pins = <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
443659 		};
444660 	};
661
+	
662
+	lcd1 {
663
+        lcd1_rst_gpio: lcd1-rst-gpio {
664
+            rockchip,pins = <3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>;
665
+        };
666
+    };
667
+		
445668 	nk_io_init{
446669 		nk_io_gpio: nk-io-gpio{
447670 			rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
....@@ -451,31 +674,34 @@
451674 							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
452675 							<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
453676 							<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>,
454
-							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
677
+							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>, 
455678 							<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
456679 							<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
457680 							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
458
-							<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,
459681 							<3 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>,
460682 							<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>,
461683 							<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>,
462684 							<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,
463685 							<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>,
686
+							<2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,//93 SPI2_CS0_M1_3V3
687
+							<2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>,//94 SPI2_MOSI_M1_3V3
688
+							<2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_none>,//95 SPI2_MISO_M1_3V3
689
+							<3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>,//96 SPI2_CLK_M1_3V3
464690 							<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
465691 		};
466692 	};
467693 };
468694 
469695 &rkisp {
470
-	status = "okay";
696
+	status = "disabled";
471697 };
472698 
473699 &rkisp_mmu {
474
-	status = "okay";
700
+	status = "disabled";
475701 };
476702 
477703 &rkisp_vir0 {
478
-	status = "okay";
704
+	status = "disabled";
479705 
480706 	port {
481707 		#address-cells = <1>;
....@@ -488,15 +714,9 @@
488714 	};
489715 };
490716 
491
-&route_dsi0 {
492
-	status = "okay";
493
-	connect = <&vp1_out_dsi0>;
494
-};
495717 
496
-&route_edp {
497
-	status = "okay";
498
-	connect = <&vp0_out_edp>;
499
-};
718
+
719
+
500720 
501721 &sata2 {
502722 	status = "okay";
....@@ -535,12 +755,12 @@
535755 };
536756 
537757 &vcc3v3_lcd0_n {
538
-	gpio = <&gpio2 RK_PD4 GPIO_ACTIVE_HIGH>;
758
+	gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; 
539759 	enable-active-high;
540760 };
541761 
542762 &vcc3v3_lcd1_n {
543
-	gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
763
+	gpio = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>; //MIPI_3V3EN_GPIO3_A3_d_3V3
544764 	enable-active-high;
545765 };
546766 
....@@ -556,20 +776,25 @@
556776 	clock-names = "ext_clock";
557777 	//wifi-bt-power-toggle;
558778 	uart_rts_gpios = <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>;
559
-	BT,power_gpio = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
560779 	pinctrl-names = "default", "rts_gpio";
561780 	pinctrl-0 = <&uart1m0_rtsn>;
562781 	pinctrl-1 = <&uart1_gpios>;
563
-	BT,reset_gpio    = <&gpio3 RK_PA0 GPIO_ACTIVE_HIGH>;
564
-	BT,wake_gpio     = <&gpio3 RK_PA2 GPIO_ACTIVE_HIGH>;
565
-	BT,wake_host_irq = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
566
-	status = "disabled";
782
+	BT,reset_gpio    = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
783
+    BT,wake_gpio     = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
784
+    BT,wake_host_irq = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
785
+	status = "okay";
567786 };
568787 
569788 &uart0 {
570789 	status = "okay";
571790 };
572791 
792
+&uart1 {	
793
+	pinctrl-names = "default";	
794
+	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;	
795
+	status = "okay";		
796
+};
797
+
573798 &uart3 {
574799 	status = "okay";
575800 	pinctrl-0 = <&uart3m1_xfer>;