| .. | .. |
|---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-only */ |
|---|
| 1 | 2 | /* |
|---|
| 2 | | - * 10G controller driver for Samsung EXYNOS SoCs |
|---|
| 3 | + * 10G controller driver for Samsung Exynos SoCs |
|---|
| 3 | 4 | * |
|---|
| 4 | 5 | * Copyright (C) 2013 Samsung Electronics Co., Ltd. |
|---|
| 5 | 6 | * http://www.samsung.com |
|---|
| 6 | 7 | * |
|---|
| 7 | 8 | * Author: Siva Reddy Kallam <siva.kallam@samsung.com> |
|---|
| 8 | | - * |
|---|
| 9 | | - * This program is free software; you can redistribute it and/or modify |
|---|
| 10 | | - * it under the terms of the GNU General Public License version 2 as |
|---|
| 11 | | - * published by the Free Software Foundation. |
|---|
| 12 | 9 | */ |
|---|
| 13 | 10 | #ifndef __SXGBE_PLATFORM_H__ |
|---|
| 14 | 11 | #define __SXGBE_PLATFORM_H__ |
|---|
| 12 | + |
|---|
| 13 | +#include <linux/phy.h> |
|---|
| 15 | 14 | |
|---|
| 16 | 15 | /* MDC Clock Selection define*/ |
|---|
| 17 | 16 | #define SXGBE_CSR_100_150M 0x0 /* MDC = clk_scr_i/62 */ |
|---|
| .. | .. |
|---|
| 41 | 40 | char *phy_bus_name; |
|---|
| 42 | 41 | int bus_id; |
|---|
| 43 | 42 | int phy_addr; |
|---|
| 44 | | - int interface; |
|---|
| 43 | + phy_interface_t interface; |
|---|
| 45 | 44 | struct sxgbe_mdio_bus_data *mdio_bus_data; |
|---|
| 46 | 45 | struct sxgbe_dma_cfg *dma_cfg; |
|---|
| 47 | 46 | int clk_csr; |
|---|