disable kernel build waring

hc

2024-05-10 093a6c67005148ae32a5c9e4553491b9f5c2457b

 kernel/include/linux/phy/phy-mipi-dphy.h
..
..
@@ -6,8 +6,6 @@
6
6
 #ifndef __PHY_MIPI_DPHY_H_
7
7
 #define __PHY_MIPI_DPHY_H_
8
8
 
9
-#include <video/videomode.h>
10
-
11
9
 /**
12
10
  * struct phy_configure_opts_mipi_dphy - MIPI D-PHY configuration set
13
11
  *
..
..
@@ -192,10 +190,10 @@
192
190
 	/**
193
191
 	 * @init:
194
192
 	 *
195
-	 * Time, in picoseconds for the initialization period to
193
+	 * Time, in microseconds for the initialization period to
196
194
 	 * complete.
197
195
 	 *
198
-	 * Minimum value: 100000000 ps
196
+	 * Minimum value: 100 us
199
197
 	 */
200
198
 	unsigned int		init;
201
199
 
..
..
@@ -246,11 +244,11 @@
246
244
 	/**
247
245
 	 * @wakeup:
248
246
 	 *
249
-	 * Time, in picoseconds, that a transmitter drives a Mark-1
247
+	 * Time, in microseconds, that a transmitter drives a Mark-1
250
248
 	 * state prior to a Stop state in order to initiate an exit
251
249
 	 * from ULPS.
252
250
 	 *
253
-	 * Minimum value: 1000000000 ps
251
+	 * Minimum value: 1000 us
254
252
 	 */
255
253
 	unsigned int		wakeup;
256
254
 
..
..
@@ -271,9 +269,16 @@
271
269
 	/**
272
270
 	 * @lanes:
273
271
 	 *
274
-	 * Number of active data lanes used for the transmissions.
272
+	 * Number of active, consecutive, data lanes, starting from
273
+	 * lane 0, used for the transmissions.
275
274
 	 */
276
275
 	unsigned char		lanes;
277
276
 };
278
277
 
278
+int phy_mipi_dphy_get_default_config(unsigned long pixel_clock,
279
+				     unsigned int bpp,
280
+				     unsigned int lanes,
281
+				     struct phy_configure_opts_mipi_dphy *cfg);
282
+int phy_mipi_dphy_config_validate(struct phy_configure_opts_mipi_dphy *cfg);
283
+
279
284
 #endif /* __PHY_MIPI_DPHY_H_ */