add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm_8960.c
..
..
@@ -1,14 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 and
6
- * only version 2 as published by the Free Software Foundation.
7
- *
8
- * This program is distributed in the hope that it will be useful,
9
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
10
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
11
- * GNU General Public License for more details.
12
4
  */
13
5
 
14
6
 #include <linux/clk-provider.h>
..
..
@@ -327,7 +319,7 @@
327
319
 	locked = pll_28nm_poll_for_ready(pll_28nm, max_reads, timeout_us);
328
320
 
329
321
 	if (unlikely(!locked))
330
-		dev_err(dev, "DSI PLL lock failed\n");
322
+		DRM_DEV_ERROR(dev, "DSI PLL lock failed\n");
331
323
 	else
332
324
 		DBG("DSI PLL lock success");
333
325
 
..
..
@@ -368,7 +360,7 @@
368
360
 	ret = dsi_pll_28nm_clk_set_rate(&pll->clk_hw,
369
361
 					cached_state->vco_rate, 0);
370
362
 	if (ret) {
371
-		dev_err(&pll_28nm->pdev->dev,
363
+		DRM_DEV_ERROR(&pll_28nm->pdev->dev,
372
364
 			"restore vco rate failed. ret=%d\n", ret);
373
365
 		return ret;
374
366
 	}
..
..
@@ -482,7 +474,7 @@
482
474
 	ret = of_clk_add_provider(dev->of_node,
483
475
 			of_clk_src_onecell_get, &pll_28nm->clk_data);
484
476
 	if (ret) {
485
-		dev_err(dev, "failed to register clk provider: %d\n", ret);
477
+		DRM_DEV_ERROR(dev, "failed to register clk provider: %d\n", ret);
486
478
 		return ret;
487
479
 	}
488
480
 
..
..
@@ -508,7 +500,7 @@
508
500
 
509
501
 	pll_28nm->mmio = msm_ioremap(pdev, "dsi_pll", "DSI_PLL");
510
502
 	if (IS_ERR_OR_NULL(pll_28nm->mmio)) {
511
-		dev_err(&pdev->dev, "%s: failed to map pll base\n", __func__);
503
+		DRM_DEV_ERROR(&pdev->dev, "%s: failed to map pll base\n", __func__);
512
504
 		return ERR_PTR(-ENOMEM);
513
505
 	}
514
506
 
..
..
@@ -526,7 +518,7 @@
526
518
 
527
519
 	ret = pll_28nm_register(pll_28nm);
528
520
 	if (ret) {
529
-		dev_err(&pdev->dev, "failed to register PLL: %d\n", ret);
521
+		DRM_DEV_ERROR(&pdev->dev, "failed to register PLL: %d\n", ret);
530
522
 		return ERR_PTR(ret);
531
523
 	}
532
524