add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revC.dts
..
..
@@ -2,7 +2,7 @@
2
2
 /*
3
3
  * dts file for Xilinx ZynqMP ZCU100 revC
4
4
  *
5
- * (C) Copyright 2016 - 2018, Xilinx, Inc.
5
+ * (C) Copyright 2016 - 2019, Xilinx, Inc.
6
6
  *
7
7
  * Michal Simek <michal.simek@xilinx.com>
8
8
  * Nathalie Chan King Choy
..
..
@@ -11,7 +11,7 @@
11
11
 /dts-v1/;
12
12
 
13
13
 #include "zynqmp.dtsi"
14
-#include "zynqmp-clk.dtsi"
14
+#include "zynqmp-clk-ccf.dtsi"
15
15
 #include <dt-bindings/input/input.h>
16
16
 #include <dt-bindings/interrupt-controller/irq.h>
17
17
 #include <dt-bindings/gpio/gpio.h>
..
..
@@ -49,34 +49,34 @@
49
49
 			label = "sw4";
50
50
 			gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
51
51
 			linux,code = <KEY_POWER>;
52
-			gpio-key,wakeup;
52
+			wakeup-source;
53
53
 			autorepeat;
54
54
 		};
55
55
 	};
56
56
 
57
57
 	leds {
58
58
 		compatible = "gpio-leds";
59
-		ds2 {
59
+		led-ds2 {
60
60
 			label = "ds2";
61
61
 			gpios = <&gpio 20 GPIO_ACTIVE_HIGH>;
62
62
 			linux,default-trigger = "heartbeat";
63
63
 		};
64
64
 
65
-		ds3 {
65
+		led-ds3 {
66
66
 			label = "ds3";
67
67
 			gpios = <&gpio 19 GPIO_ACTIVE_HIGH>;
68
68
 			linux,default-trigger = "phy0tx"; /* WLAN tx */
69
69
 			default-state = "off";
70
70
 		};
71
71
 
72
-		ds4 {
72
+		led-ds4 {
73
73
 			label = "ds4";
74
74
 			gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
75
75
 			linux,default-trigger = "phy0rx"; /* WLAN rx */
76
76
 			default-state = "off";
77
77
 		};
78
78
 
79
-		ds5 {
79
+		led-ds5 {
80
80
 			label = "ds5";
81
81
 			gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
82
82
 			linux,default-trigger = "bluetooth-power";
..
..
@@ -102,6 +102,11 @@
102
102
 		compatible = "mmc-pwrseq-simple";
103
103
 		reset-gpios = <&gpio 7 GPIO_ACTIVE_LOW>; /* WIFI_EN */
104
104
 		post-power-on-delay-ms = <10>;
105
+	};
106
+
107
+	ina226 {
108
+		compatible = "iio-hwmon";
109
+		io-channels = <&u35 0>, <&u35 1>, <&u35 2>, <&u35 3>;
105
110
 	};
106
111
 };
107
112
 
..
..
@@ -181,7 +186,7 @@
181
186
 				compatible = "ti,tps65086";
182
187
 				reg = <0x5e>;
183
188
 				interrupt-parent = <&gpio>;
184
-				interrupts = <77 GPIO_ACTIVE_LOW>;
189
+				interrupts = <77 IRQ_TYPE_LEVEL_LOW>;
185
190
 				#gpio-cells = <2>;
186
191
 				gpio-controller;
187
192
 			};
..
..
@@ -191,8 +196,9 @@
191
196
 			#size-cells = <0>;
192
197
 			reg = <5>;
193
198
 			/* PS_PMBUS */
194
-			ina226@40 { /* u35 */
199
+			u35: ina226@40 { /* u35 */
195
200
 				compatible = "ti,ina226";
201
+				#io-channel-cells = <1>;
196
202
 				reg = <0x40>;
197
203
 				shunt-resistor = <10000>;
198
204
 				/* MIO31 is alert which should be routed to PMUFW */
..
..
@@ -226,7 +232,6 @@
226
232
 &sdhci0 {
227
233
 	status = "okay";
228
234
 	no-1-8-v;
229
-	broken-cd; /* CD has to be enabled by default */
230
235
 	disable-wp;
231
236
 };
232
237
 
..
..
@@ -251,11 +256,13 @@
251
256
 &spi0 { /* Low Speed connector */
252
257
 	status = "okay";
253
258
 	label = "LS-SPI0";
259
+	num-cs = <1>;
254
260
 };
255
261
 
256
262
 &spi1 { /* High Speed connector */
257
263
 	status = "okay";
258
264
 	label = "HS-SPI1";
265
+	num-cs = <1>;
259
266
 };
260
267
 
261
268
 &uart0 {
..
..
@@ -274,11 +281,13 @@
274
281
 /* ULPI SMSC USB3320 */
275
282
 &usb0 {
276
283
 	status = "okay";
284
+	dr_mode = "peripheral";
277
285
 };
278
286
 
279
287
 /* ULPI SMSC USB3320 */
280
288
 &usb1 {
281
289
 	status = "okay";
290
+	dr_mode = "host";
282
291
 };
283
292
 
284
293
 &watchdog0 {