add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/arm64/boot/dts/apm/apm-storm.dtsi
..
..
@@ -1,12 +1,8 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
1
2
 /*
2
3
  * dts file for AppliedMicro (APM) X-Gene Storm SOC
3
4
  *
4
5
  * Copyright (C) 2013, Applied Micro Circuits Corporation
5
- *
6
- * This program is free software; you can redistribute it and/or
7
- * modify it under the terms of the GNU General Public License as
8
- * published by the Free Software Foundation; either version 2 of
9
- * the License, or (at your option) any later version.
10
6
  */
11
7
 
12
8
 / {
..
..
@@ -21,7 +17,7 @@
21
17
 
22
18
 		cpu@0 {
23
19
 			device_type = "cpu";
24
-			compatible = "apm,potenza", "arm,armv8";
20
+			compatible = "apm,potenza";
25
21
 			reg = <0x0 0x000>;
26
22
 			enable-method = "spin-table";
27
23
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -29,7 +25,7 @@
29
25
 		};
30
26
 		cpu@1 {
31
27
 			device_type = "cpu";
32
-			compatible = "apm,potenza", "arm,armv8";
28
+			compatible = "apm,potenza";
33
29
 			reg = <0x0 0x001>;
34
30
 			enable-method = "spin-table";
35
31
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -37,7 +33,7 @@
37
33
 		};
38
34
 		cpu@100 {
39
35
 			device_type = "cpu";
40
-			compatible = "apm,potenza", "arm,armv8";
36
+			compatible = "apm,potenza";
41
37
 			reg = <0x0 0x100>;
42
38
 			enable-method = "spin-table";
43
39
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -45,7 +41,7 @@
45
41
 		};
46
42
 		cpu@101 {
47
43
 			device_type = "cpu";
48
-			compatible = "apm,potenza", "arm,armv8";
44
+			compatible = "apm,potenza";
49
45
 			reg = <0x0 0x101>;
50
46
 			enable-method = "spin-table";
51
47
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -53,7 +49,7 @@
53
49
 		};
54
50
 		cpu@200 {
55
51
 			device_type = "cpu";
56
-			compatible = "apm,potenza", "arm,armv8";
52
+			compatible = "apm,potenza";
57
53
 			reg = <0x0 0x200>;
58
54
 			enable-method = "spin-table";
59
55
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -61,7 +57,7 @@
61
57
 		};
62
58
 		cpu@201 {
63
59
 			device_type = "cpu";
64
-			compatible = "apm,potenza", "arm,armv8";
60
+			compatible = "apm,potenza";
65
61
 			reg = <0x0 0x201>;
66
62
 			enable-method = "spin-table";
67
63
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -69,7 +65,7 @@
69
65
 		};
70
66
 		cpu@300 {
71
67
 			device_type = "cpu";
72
-			compatible = "apm,potenza", "arm,armv8";
68
+			compatible = "apm,potenza";
73
69
 			reg = <0x0 0x300>;
74
70
 			enable-method = "spin-table";
75
71
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -77,7 +73,7 @@
77
73
 		};
78
74
 		cpu@301 {
79
75
 			device_type = "cpu";
80
-			compatible = "apm,potenza", "arm,armv8";
76
+			compatible = "apm,potenza";
81
77
 			reg = <0x0 0x301>;
82
78
 			enable-method = "spin-table";
83
79
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -829,13 +825,13 @@
829
825
 		dwgpio: gpio@1c024000 {
830
826
 			compatible = "snps,dw-apb-gpio";
831
827
 			reg = <0x0 0x1c024000 0x0 0x1000>;
832
-			reg-io-width = <4>;
833
828
 			#address-cells = <1>;
834
829
 			#size-cells = <0>;
835
830
 
836
831
 			porta: gpio-controller@0 {
837
832
 				compatible = "snps,dw-apb-gpio-port";
838
833
 				gpio-controller;
834
+				#gpio-cells = <2>;
839
835
 				snps,nr-gpios = <32>;
840
836
 				reg = <0>;
841
837
 			};