add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/arm/boot/dts/vf610-zii-dev.dtsi
..
..
@@ -50,6 +50,7 @@
50
50
 	};
51
51
 
52
52
 	memory@80000000 {
53
+		device_type = "memory";
53
54
 		reg = <0x80000000 0x20000000>;
54
55
 	};
55
56
 
..
..
@@ -82,6 +83,14 @@
82
83
 		regulator-always-on;
83
84
 		regulator-boot-on;
84
85
 		gpio = <&gpio0 6 0>;
86
+	};
87
+
88
+	supply-voltage-monitor {
89
+		compatible = "iio-hwmon";
90
+		io-channels = <&adc0 8>, /* VCC_1V5 */
91
+			      <&adc0 9>, /* VCC_1V8 */
92
+			      <&adc1 8>, /* VCC_1V0 */
93
+			      <&adc1 9>; /* VCC_1V2 */
85
94
 	};
86
95
 };
87
96
 
..
..
@@ -128,6 +137,8 @@
128
137
 	mdio1: mdio {
129
138
 		#address-cells = <1>;
130
139
 		#size-cells = <0>;
140
+		clock-frequency = <12500000>;
141
+		suppress-preamble;
131
142
 		status = "okay";
132
143
 	};
133
144
 };
..
..
@@ -137,7 +148,7 @@
137
148
 	pinctrl-names = "default", "gpio";
138
149
 	pinctrl-0 = <&pinctrl_i2c0>;
139
150
 	pinctrl-1 = <&pinctrl_i2c0_gpio>;
140
-	scl-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
151
+	scl-gpios = <&gpio1 4 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
141
152
 	sda-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
142
153
 	status = "okay";
143
154
 
..
..
@@ -146,12 +157,12 @@
146
157
 		reg = <0x48>;
147
158
 	};
148
159
 
149
-	at24c04@50 {
160
+	eeprom@50 {
150
161
 		compatible = "atmel,24c04";
151
162
 		reg = <0x50>;
152
163
 	};
153
164
 
154
-	at24c04@52 {
165
+	eeprom@52 {
155
166
 		compatible = "atmel,24c04";
156
167
 		reg = <0x52>;
157
168
 	};
..
..
@@ -174,6 +185,36 @@
174
185
 	pinctrl-names = "default";
175
186
 	pinctrl-0 = <&pinctrl_i2c2>;
176
187
 	status = "okay";
188
+};
189
+
190
+&qspi0 {
191
+	pinctrl-names = "default";
192
+	pinctrl-0 = <&pinctrl_qspi0>;
193
+	status = "okay";
194
+
195
+	/*
196
+	 * Attached MT25QL02 can go up to 90Mhz in DTR and 166 in STR
197
+	 * modes, so, spi-max-frequency is limited to 90MHz
198
+	 */
199
+	flash@0 {
200
+		compatible = "jedec,spi-nor";
201
+		#address-cells = <1>;
202
+		#size-cells = <1>;
203
+		spi-max-frequency = <90000000>;
204
+		spi-rx-bus-width = <4>;
205
+		reg = <0>;
206
+		m25p,fast-read;
207
+	};
208
+
209
+	flash@2 {
210
+		compatible = "jedec,spi-nor";
211
+		#address-cells = <1>;
212
+		#size-cells = <1>;
213
+		spi-max-frequency = <90000000>;
214
+		spi-rx-bus-width = <4>;
215
+		reg = <2>;
216
+		m25p,fast-read;
217
+	};
177
218
 };
178
219
 
179
220
 &uart0 {
..
..
@@ -359,12 +400,18 @@
359
400
 
360
401
 	pinctrl_qspi0: qspi0grp {
361
402
 		fsl,pins = <
362
-			VF610_PAD_PTD7__QSPI0_B_QSCK	0x31c3
363
-			VF610_PAD_PTD8__QSPI0_B_CS0	0x31ff
364
-			VF610_PAD_PTD9__QSPI0_B_DATA3	0x31c3
365
-			VF610_PAD_PTD10__QSPI0_B_DATA2	0x31c3
366
-			VF610_PAD_PTD11__QSPI0_B_DATA1	0x31c3
367
-			VF610_PAD_PTD12__QSPI0_B_DATA0	0x31c3
403
+			VF610_PAD_PTD0__QSPI0_A_QSCK	0x38c2
404
+			VF610_PAD_PTD1__QSPI0_A_CS0	0x38c2
405
+			VF610_PAD_PTD2__QSPI0_A_DATA3	0x38c3
406
+			VF610_PAD_PTD3__QSPI0_A_DATA2	0x38c3
407
+			VF610_PAD_PTD4__QSPI0_A_DATA1	0x38c3
408
+			VF610_PAD_PTD5__QSPI0_A_DATA0	0x38c3
409
+			VF610_PAD_PTD7__QSPI0_B_QSCK	0x38c2
410
+			VF610_PAD_PTD8__QSPI0_B_CS0	0x38c2
411
+			VF610_PAD_PTD9__QSPI0_B_DATA3	0x38c3
412
+			VF610_PAD_PTD10__QSPI0_B_DATA2	0x38c3
413
+			VF610_PAD_PTD11__QSPI0_B_DATA1	0x38c3
414
+			VF610_PAD_PTD12__QSPI0_B_DATA0	0x38c3
368
415
 		>;
369
416
 	};
370
417
 
..
..
@@ -384,8 +431,8 @@
384
431
 
385
432
 	pinctrl_uart2: uart2grp {
386
433
 		fsl,pins = <
387
-			VF610_PAD_PTD0__UART2_TX	0x21a2
388
-			VF610_PAD_PTD1__UART2_RX	0x21a1
434
+			VF610_PAD_PTD23__UART2_TX	0x21a2
435
+			VF610_PAD_PTD22__UART2_RX	0x21a1
389
436
 		>;
390
437
 	};
391
438